


MOS Memory

Vol. 3

1992/93



- EEPROM
- MASK ROM

PRINTED IN KOREA

Circuit diagrams utilizing SAMSUNG products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of SAMSUNG or others. SAMSUNG reserve the right to change device specifications.

TABLE OF CONTENTS

I. FUNCTION GUIDE

1. Introduction	11
2. Product Guide	28
3. Cross Reference Guide	40
4. Ordering Information	47

II. EEPROM DATA SHEETS

1. KM93C06	55
2. KM93C07	62
3. KM93C46	69
4. KM93C46V	75
5. KM93C56 / KM93C66	81
6. KM93C56V / KM93C66V	87
7. KM93C57 / KM93C67	93
8. KM93C57V / KM93C67V	100
9. KM93CS56 / KM93CS66	107
10. KM28C16 / KM28C17	117
11. KM28C64A / KM28C65A	126
12. KM28C256	138
13. KM28C256A	149
14. KM29C010	160

III. MASKROM DATA SHEETS

1. KM23C256	173
2. KM23C512	178
3. KM23C1000 / 1010	182
4. KM23C1001 / 1011	187
5. KM23C1010J	192
6. KM23C2000	196
7. KM23C2000H	200
8. KM23C2001	204
9. KM23C2001H	208
10. KM23C2100	212
11. KM23C2100H	216
12. KM23C4000A	220
13. KM23C4000B	224
14. KM23C4000H	228
15. KM23C4001A	232
16. KM23C4001B	236
17. KM23C4001H	240
18. KM23C4100AG	244
19. KM23C4100A	248

20. KM23C4100B	253
21. KM23C4100H	258
22. KM23C4200B	263
23. KM23C8000A	267
24. KM23C8000H	271
25. KM23C8001A	275
26. KM23C8001H	279
27. KM23C8100A	283
28. KM23C8100AFP1	287
29. KM23C8100AFP2	291
30. KM23C8100H	295
31. KM23C8100HFP1	299
32. KM23C8100HFP2	303
33. KM23C16000	307
34. KM23C16000FP	311
35. KM23C16100	315
36. KM23C16100FP	320
37. KM23C32000	325
38. KM23C32000G	329
39. KM23C32000FP	333
40. KM23C32100	337
41. KM23C32100G	342
42. KM23C32100FP	347

IV. SALES OFFICES and MANUFACTURER'S REPRESENTATIVES	353
---	-----

Function Guide	1
EEPROM Data Sheets	2
MASK ROM Data Sheets	3
Sales offices and Manufacturer's Representatives	4





FUNCTION GUIDE 1


1. Introduction
2. Product Guide
3. Cross Reference
4. Ordering Inform

1. INTRODUCTION


1.1 Dynamic RAM








1





*: New Product
†: Preliminary Product
††: Under Development

1.2 Dynamic RAM Module




1






1



* New Product
 †† Under Development


1.3 Video RAM




*: New Product
 †: Preliminary Product
 ††: Under Development

1.4 Static RAM

Low Power SRAMs





Pseudo SRAM Product Tree




* New Product
 † Preliminary Product
 †† Under Development

High Speed SRAM






* BiCMOS SRAM




Specialty SRAM




- * New Product
- † Preliminary Product
- †† Under Development

1.5 Serial EEPROM



1


Parallel EEPROM



* New Product


† Preliminary Product

1.6 MASKROM- I (Low Density)



* New Product † Under Development
 * Both A and B ver. are available in 3Q '92

MASKROM-II (High Density)





* New Product
† Under Development

1

1.7 Application Specific Memory

STANDARD FIFO





*AP: PDIP (0.6")
 AN: PDIP (0.3")
 AJ: PLCC
 †: Preliminary Product



2. PRODUCT GUIDE

2.1 Dynamic RAM

Capacity	Part Number	Organization	Speed(ns)	Technology	Features	Packages	Remark	
256K bit	KM41C256P	256K × 1	70/80/100	CMOS	Fast Page	16 Pin DIP	Now	
	KM41C256J	256K × 1	70/80/100	CMOS	Fast Page	18 Pin PLCC	Now	
	KM41C256Z	256K × 1	70/80/100	CMOS	Fast Page	16 Pin ZIP	Now	
	KM41C257P	256K × 1	70/80/100	CMOS	Nibble Mode	16 Pin DIP	Now	
	KM41C257J	256K × 1	70/80/100	CMOS	Nibble Mode	18 Pin PLCC	Now	
	KM41C257Z	256K × 1	70/80/100	CMOS	Nibble Mode	16 Pin ZIP	Now	
	KM41C258P	256K × 1	70/80/100	CMOS	Static Column	16 Pin DIP	Now	
	KM41C258J	256K × 1	70/80/100	CMOS	Static Column	18 Pin PLCC	Now	
	KM41C258Z	256K × 1	70/80/100	CMOS	Static Column	16 Pin ZIP	Now	
	KM41C464P	64K × 4	70/80/100	CMOS	Fast Page	18 Pin DIP	Now	
	KM41C464J	64K × 4	70/80/100	CMOS	Fast Page	18 Pin PLCC	Now	
	KM41C464Z	64K × 4	70/80/100	CMOS	Fast Page	20 Pin ZIP	Now	
	KM41C466P	64K × 4	70/80/100	CMOS	Static Column	18 Pin DIP	Now	
	KM41C466J	64K × 4	70/80/100	CMOS	Static Column	18 Pin PLCC	Now	
	KM41C466Z	64K × 4	70/80/100	CMOS	Static Column	20 Pin ZIP	Now	
	1M bit	KM41C1000CP	1M × 1	60/70/80	CMOS	Fast Page	18 Pin DIP	Now
		KM41C1000CJ	1M × 1	60/70/80	CMOS	Fast Page	20 Pin SOJ	Now
		KM41C1000CZ	1M × 1	60/70/80	CMOS	Fast Page	20 Pin ZIP	Now
KM41C1000CV		1M × 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-I(Forward)	Now	
KM41C1000CVR		1M × 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-I(Reverse)	Now	
KM41C1000CT		1M × 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-II(Forward)	Now	
KM41C1000CTR		1M × 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-II(Reverse)	Now	
KM41C1000CLP		1M × 1	60/70/80	CMOS	Fast Page	18 Pin DIP	Now	
KM41C1000CLJ		1M × 1	60/70/80	CMOS	Fast Page	20 Pin SOJ	Now	
KM41C1000CLZ		1M × 1	60/70/80	CMOS	Fast Page	20 Pin ZIP	Now	
KM41C1000CLV		1M × 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-I(Forward)	Now	
KM41C1000CLVR		1M × 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-I(Reverse)	Now	
KM41C1000CLT		1M × 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-II(Forward)	Now	
KM41C1000CLTR		1M × 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-II(Reverse)	Now	
KM41C1000CSLP		1M × 1	60/70/80	CMOS	Fast Page	18 Pin DIP	Now	
KM41C1000CSLJ		1M × 1	60/70/80	CMOS	Fast Page	20 Pin SOJ	Now	
KM41C1000CSLZ		1M × 1	60/70/80	CMOS	Fast Page	20 Pin ZIP	Now	
KM41C1000CSLV		1M × 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-I(Forward)	Now	
KM41C1000CSLVR		1M × 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-I(Reverse)	Now	
KM41C1000CSLT		1M × 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-II(Forward)	Now	
KM41C1000CSLTR		1M × 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-II(Reverse)	Now	
KM41C1001CP		1M × 1	60/70/80	CMOS	Nibble Mode	18 Pin DIP	Now	
KM41C1001CJ		1M × 1	60/70/80	CMOS	Nibble Mode	20 Pin SOJ	Now	
KM41C1001CZ		1M × 1	60/70/80	CMOS	Nibble Mode	20 Pin ZIP	Now	
KM41C1001CV		1M × 1	60/70/80	CMOS	Nibble Mode	20 Pin TSOP-I(Forward)	Now	
KM41C1001CVR		1M × 1	60/70/80	CMOS	Nibble Mode	20 Pin TSOP-I(Reverse)	Now	
KM41C1001CT		1M × 1	60/70/80	CMOS	Nibble Mode	20 Pin TSOP-II(Forward)	Now	
KM41C1001CTR		1M × 1	60/70/80	CMOS	Nibble Mode	20 Pin TSOP-II(Reverse)	Now	
KM41C1002CP		1M × 1	60/70/80	CMOS	Static Column	18 Pin DIP	Now	
KM41C1002CJ		1M × 1	60/70/80	CMOS	Static Column	20 Pin SOJ	Now	
KM41C1002CZ		1M × 1	60/70/80	CMOS	Static Column	20 Pin ZIP	Now	
KM41C1002CV		1M × 1	60/70/80	CMOS	Static Column	20 Pin TSOP-I(Forward)	Now	
KM41C1002CVR		1M × 1	60/70/80	CMOS	Static Column	20 Pin TSOP-I(Reverse)	Now	
KM41C1002CT		1M × 1	60/70/80	CMOS	Static Column	20 Pin TSOP-II(Forward)	Now	
KM41C1002CTR		1M × 1	60/70/80	CMOS	Static Column	20 Pin TSOP-II(Reverse)	Now	

Dynamic RAM (Continued)

Capacity	Part Number	Organization	Speed(ns)	Technology	Features	Packages	Remark
1M bit	KM44C256CP	256K × 4	60/70/80	CMOS	Fast Page	20 Pin DIP	Now
	KM44C256CJ	256K × 4	60/70/80	CMOS	Fast Page	20 Pin SOJ	Now
	KM44C256CZ	256K × 4	60/70/80	CMOS	Fast Page	20 Pin ZIP	Now
	KM44C256CV	256K × 4	60/70/80	CMOS	Fast Page	20 Pin TSOP-I(Forward)	Now
	KM44C256CVR	256K × 4	60/70/80	CMOS	Fast Page	20 Pin TSOP-I(Reverse)	Now
	KM44C256CT	256K × 4	60/70/80	CMOS	Fast Page	20 Pin TSOP-II(Forward)	Now
	KM44C256CTR	256K × 4	60/70/80	CMOS	Fast Page	20 Pin TSOP-II(Reverse)	Now
	KM44C256CLP	256K × 4	60/70/80	CMOS	Fast Page	20 Pin DIP	Now
	KM44C256CLJ	256K × 4	60/70/80	CMOS	Fast Page	20 Pin SOJ	Now
	KM44C256CLZ	256K × 4	60/70/80	CMOS	Fast Page	20 Pin ZIP	Now
	KM44C256CLV	256K × 4	60/70/80	CMOS	Fast Page	20 Pin TSOP-I(Forward)	Now
	KM44C256CLVR	256K × 4	60/70/80	CMOS	Fast Page	20 Pin TSOP-I(Reverse)	Now
	KM44C256CLT	256K × 4	60/70/80	CMOS	Fast Page	20 Pin TSOP-II(Forward)	Now
	KM44C256CLTR	256K × 4	60/70/80	CMOS	Fast Page	20 Pin TSOP-II(Reverse)	Now
	KM44C256CSLP	256K × 4	60/70/80	CMOS	Fast Page	20 Pin DIP	Now
	KM44C256CSLJ	256K × 4	60/70/80	CMOS	Fast Page	20 Pin SOJ	Now
	KM44C256CSLZ	256K × 4	60/70/80	CMOS	Fast Page	20 Pin ZIP	Now
	KM44C256CSLV	256K × 4	60/70/80	CMOS	Fast Page	20 Pin TSOP-I(Forward)	Now
	KM44C256CSLVR	256K × 4	60/70/80	CMOS	Fast Page	20 Pin TSOP-I(Reverse)	Now
	KM44C256CSLT	256K × 4	60/70/80	CMOS	Fast Page	20 Pin TSOP-II(Forward)	Now
	KM44C256CSLTR	256K × 4	60/70/80	CMOS	Fast Page	20 Pin TSOP-II(Reverse)	Now
	KM44C266CP	256K × 4	60/70/80	CMOS	Fast Page with WPB	20 Pin DIP	Now
	KM44C266CJ	256K × 4	60/70/80	CMOS	Fast Page with WPB	20 Pin SOJ	Now
	KM44C266CZ	256K × 4	60/70/80	CMOS	Fast Page with WPB	20 Pin ZIP	Now
	KM44C266CV	256K × 4	60/70/80	CMOS	Fast Page with WPB	20 Pin TSOP-I(Forward)	Now
	KM44C266CVR	256K × 4	60/70/80	CMOS	Fast Page with WPB	20 Pin TSOP-I(Reverse)	Now
	KM44C266CT	256K × 4	60/70/80	CMOS	Fast Page with WPB	20 Pin TSOP-II(Forward)	Now
	KM44C266CTR	256K × 4	60/70/80	CMOS	Fast Page with WPB	20 Pin TSOP-II(Reverse)	Now
	KM44C258CP	256K × 4	60/70/80	CMOS	Static Column	20 Pin DIP	Now
	KM44C258CJ	256K × 4	60/70/80	CMOS	Static Column	20 Pin SOJ	Now
	KM44C258CZ	256K × 4	60/70/80	CMOS	Static Column	20 Pin ZIP	Now
	KM44C258CV	256K × 4	60/70/80	CMOS	Static Column	20 Pin TSOP-I(Forward)	Now
	KM44C258CVR	256K × 4	60/70/80	CMOS	Static Column	20 Pin TSOP-I(Reverse)	Now
	KM44C258CT	256K × 4	60/70/80	CMOS	Static Column	20 Pin TSOP-II(Forward)	Now
	KM44C258CTR	256K × 4	60/70/80	CMOS	Static Column	20 Pin TSOP-II(Reverse)	Now
	KM44C268CP	256K × 4	60/70/80	CMOS	Static Column with WPB	20 Pin DIP	Now
	KM44C268CJ	256K × 4	60/70/80	CMOS	Static Column with WPB	20 Pin SOJ	Now
	KM44C268CZ	256K × 4	60/70/80	CMOS	Static Column with WPB	20 Pin ZIP	Now
	KM44C268CV	256K × 4	60/70/80	CMOS	Static Column with WPB	20 Pin TSOP-I(Forward)	Now
	KM44C268CVR	256K × 4	60/70/80	CMOS	Static Column with WPB	20 Pin TSOP-I(Reverse)	Now
KM44C268CT	256K × 4	60/70/80	CMOS	Static Column with WPB	20 Pin TSOP-II(Forward)	Now	
KM44C268CTR	256K × 4	60/70/80	CMOS	Static Column with WPB	20 Pin TSOP-II(Reverse)	Now	
4M bit	*KM41C4000BP	4M × 1	60/70/80	CMOS	Fast Page	20 Pin DIP	Now
	*KM41C4000BJ	4M × 1	60/70/80	CMOS	Fast Page	20 Pin SOJ	Now
	*KM41C4000BZ	4M × 1	60/70/80	CMOS	Fast Page	20 Pin ZIP	Now
	*KM41C4000BV	4M × 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-I(Forward)	Now
	*KM41C4000BVR	4M × 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-I(Reverse)	Now
	*KM41C4000BT	4M × 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-II(Forward)	Now
	*KM41C4000BTR	4M × 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-II(Reverse)	Now
	*KM41C4000BLP	4M × 1	60/70/80	CMOS	Fast Page	20 Pin DIP	Now

Dynamic RAM (Continued)

Capacity	Part Number	Organization	Speed(ns)	Technology	Features	Packages	Remark
4M bit	*KM41C4000BLJ	4M x 1	60/70/80	CMOS	Fast Page	20 Pin SOJ	Now
	*KM41C4000BLZ	4M x 1	60/70/80	CMOS	Fast Page	20 Pin ZIP	Now
	*KM41C4000BLV	4M x 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-I(Forward)	Now
	*KM41C4000BLVR	4M x 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-I(Reverse)	Now
	*KM41C4000BLT	4M x 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-II(Forward)	Now
	*KM41C4000BLTR	4M x 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-II(Reverse)	Now
	*KM41C4000BSLP	4M x 1	60/70/80	CMOS	Fast Page	20 Pin DIP	Now
	*KM41C4000BSLJ	4M x 1	60/70/80	CMOS	Fast Page	20 Pin SOJ	Now
	*KM41C4000BSLZ	4M x 1	60/70/80	CMOS	Fast Page	20 Pin ZIP	Now
	*KM41C4000BSLV	4M x 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-I(Forward)	Now
	*KM41C4000BSLVR	4M x 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-I(Reverse)	Now
	*KM41C4000BSLT	4M x 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-II(Forward)	Now
	*KM41C4000BSLTR	4M x 1	60/70/80	CMOS	Fast Page	20 Pin TSOP-II(Reverse)	Now
	4M B/W	*KM48C512J	512K x 8	70/80/100	CMOS	Fast Page	28 Pin SOJ
*KM48C512Z		512K x 8	70/80/100	CMOS	Fast Page	28 Pin ZIP	Now
*KM48C512T		512K x 8	70/80/100	CMOS	Fast Page	28 Pin TSOP-II(Forward)	Now
*KM48C512TR		512K x 8	70/80/100	CMOS	Fast Page	28 Pin TSOP-II(Reverse)	Now
*KM48C512LJ		512K x 8	70/80/100	CMOS	Fast Page	28 Pin SOJ	Now
*KM48C512LZ		512K x 8	70/80/100	CMOS	Fast Page	28 Pin ZIP	Now
*KM48C512LT		512K x 8	70/80/100	CMOS	Fast Page	28 Pin TSOP-II(Forward)	Now
*KM48C512LTR		512K x 8	70/80/100	CMOS	Fast Page	28 Pin TSOP-II(Reverse)	Now
*KM48C512SLJ		512K x 8	70/80/100	CMOS	Fast Page	28 Pin SOJ	Now
*KM48C512SLZ		512K x 8	70/80/100	CMOS	Fast Page	28 Pin ZIP	Now
*KM48C512SLT		512K x 8	70/80/100	CMOS	Fast Page	28 Pin TSOP-II(Forward)	Now
*KM48C512SLTR		512K x 8	70/80/100	CMOS	Fast Page	28 Pin TSOP-II(Reverse)	Now
*KM48C512LLJ		512K x 8	70/80/100	CMOS	Fast Page	28 Pin SOJ	Now
*KM48C512LLZ		512K x 8	70/80/100	CMOS	Fast Page	28 Pin ZIP	Now
*KM48C512LLT		512K x 8	70/80/100	CMOS	Fast Page	28 Pin TSOP-II(Forward)	Now
*KM48C512LLTR		512K x 8	70/80/100	CMOS	Fast Page	28 Pin TSOP-II(Reverse)	Now
*KM49C512J		512K x 9	70/80/100	CMOS	Fast Page	28 Pin SOJ	Now
*KM49C512Z		512K x 9	70/80/100	CMOS	Fast Page	28 Pin ZIP	Now
*KM49C512T		512K x 9	70/80/100	CMOS	Fast Page	28 Pin TSOP-II(Forward)	Now
*KM49C512TR		512K x 9	70/80/100	CMOS	Fast Page	28 Pin TSOP-II(Reverse)	Now
*KM49C512LJ		512K x 9	70/80/100	CMOS	Fast Page	28 Pin SOJ	Now
*KM49C512LZ		512K x 9	70/80/100	CMOS	Fast Page	28 Pin ZIP	Now
*KM49C512LT		512K x 9	70/80/100	CMOS	Fast Page	28 Pin TSOP-II(Forward)	Now
*KM49C512LTR		512K x 9	70/80/100	CMOS	Fast Page	28 Pin TSOP-II(Reverse)	Now
*KM49C512SLJ		512K x 9	70/80/100	CMOS	Fast Page	28 Pin SOJ	Now
*KM49C512SLZ		512K x 9	70/80/100	CMOS	Fast Page	28 Pin ZIP	Now
*KM49C512SLT		512K x 9	70/80/100	CMOS	Fast Page	28 Pin TSOP-II(Forward)	Now
*KM49C512SLTR		512K x 9	70/80/100	CMOS	Fast Page	28 Pin TSOP-II(Reverse)	Now
*KM49C512LLJ		512K x 9	70/80/100	CMOS	Fast Page	28 Pin SOJ	Now
*KM49C512LLZ		512K x 9	70/80/100	CMOS	Fast Page	28 Pin ZIP	Now
*KM49C512LLT		512K x 9	70/80/100	CMOS	Fast Page	28 Pin TSOP-II(Forward)	Now
*KM49C512LLTR		512K x 9	70/80/100	CMOS	Fast Page	28 Pin TSOP-II(Reverse)	Now
*KM416C256J		256K x 16	70/80/100	CMOS	Fast Page	40 Pin SOJ	Now
*KM416C256Z		256K x 16	70/80/100	CMOS	Fast Page	40 Pin ZIP	Now
*KM416C256LJ		256K x 16	70/80/100	CMOS	Fast Page	40 Pin SOJ	Now
*KM416C256LZ		256K x 16	70/80/100	CMOS	Fast Page	40 Pin ZIP	Now
*KM416C256SLJ		256K x 16	70/80/100	CMOS	Fast Page	40 Pin SOJ	Now
*KM416C256SLZ		256K x 16	70/80/100	CMOS	Fast Page	40 Pin ZIP	Now
*KM416C256LLJ		256K x 16	70/80/100	CMOS	Fast Page	40 Pin SOJ	Now
*KM416C256LLZ		256K x 16	70/80/100	CMOS	Fast Page	40 Pin ZIP	Now

Dynamic RAM (Continued)

Capacity	Part Number	Organization	Speed(ns)	Technology	Features	Packages	Remark
4M B/W	*KM418C256J	256K × 18	70/80/100	CMOS	Fast Page	40 Pin SOJ	Now
	*KM418C256Z	256K × 18	70/80/100	CMOS	Fast Page	40 Pin ZIP	Now
	*KM418C256LJ	256K × 18	70/80/100	CMOS	Fast Page	40 Pin SOJ	Now
	*KM418C256LZ	256K × 18	70/80/100	CMOS	Fast Page	40 Pin ZIP	Now
	*KM418C256SLJ	256K × 18	70/80/100	CMOS	Fast Page	40 Pin SOJ	Now
	*KM418C256SLZ	256K × 18	70/80/100	CMOS	Fast Page	40 Pin ZIP	Now
	*KM418C256LLJ	256K × 18	70/80/100	CMOS	Fast Page	40 Pin SOJ	Now
	*KM418C256LLZ	256K × 18	70/80/100	CMOS	Fast Page	40 Pin ZIP	Now
16M	*KM41C16000J	16M × 1	60/70/80	CMOS	Fast Page	24 PIN SOJ	Now
	*KM41C16000T	16M × 1	60/70/80	CMOS	Fast Page	24 Pin TSOP-II	Now
	*KM41C16000TR	16M × 1	60/70/80	CMOS	Fast Page	24 Pin TSOP-II	Now
	*KM41C16000LJ	16M × 1	60/70/80	CMOS	Fast Page	24 PIN SOJ	Now
	*KM41C16000LT	16M × 1	60/70/80	CMOS	Fast Page	24 Pin TSOP-II	Now
	*KM41C16000LTR	16M × 1	60/70/80	CMOS	Fast Page	24 Pin TSOP-II	Now
	*KM41C16100J	16M × 1	60/70/80	CMOS	Fast Page	24 PIN SOJ	Now
	*KM41C16100T	16M × 1	60/70/80	CMOS	Fast Page	24 Pin TSOP-II	Now
	*KM41C16100TR	16M × 1	60/70/80	CMOS	Fast Page	24 Pin TSOP-II	Now
	*KM41C16100LJ	16M × 1	60/70/80	CMOS	Fast Page	24 PIN SOJ	Now
	*KM41C16100LT	16M × 1	60/70/80	CMOS	Fast Page	24 Pin TSOP-II	Now
	*KM41C16100LTR	16M × 1	60/70/80	CMOS	Fast Page	24 Pin TSOP-II	Now
	*KM44C4000J	4M × 4	60/70/80	CMOS	Fast Page	24 PIN SOJ	Now
	*KM44C4000T	4M × 4	60/70/80	CMOS	Fast Page	24 Pin TSOP-II	Now
	*KM44C4000TR	4M × 4	60/70/80	CMOS	Fast Page	24 Pin TSOP-II	Now
	*KM44C4000LJ	4M × 4	60/70/80	CMOS	Fast Page	24 PIN SOJ	Now
	*KM44C4000LT	4M × 4	60/70/80	CMOS	Fast Page	24 Pin TSOP-II	Now
	*KM44C4000LTR	4M × 4	60/70/80	CMOS	Fast Page	24 Pin TSOP-II	Now
	*KM44C4100J	4M × 4	60/70/80	CMOS	Fast Page	24 PIN SOJ	Now
	*KM44C4100T	4M × 4	60/70/80	CMOS	Fast Page	24 Pin TSOP-II	Now
	*KM44C4100TR	4M × 4	60/70/80	CMOS	Fast Page	24 Pin TSOP-II	Now
	*KM44C4100LJ	4M × 4	60/70/80	CMOS	Fast Page	24 PIN SOJ	Now
	*KM44C4100LT	4M × 4	60/70/80	CMOS	Fast Page	24 Pin TSOP-II	Now
	*KM44C4100LTR	4M × 4	60/70/80	CMOS	Fast Page	24 Pin TSOP-II	Now
16M B/W	†KM48C2000J	2M × 8	60/70/80	CMOS	Fast Page	28 Pin SOJ	3Q, '92
	†KM48C2100J	2M × 8	60/70/80	CMOS	Fast Page	28 Pin SOJ	3Q, '92
	†KM416C1000J	1M × 16	70/80/100	CMOS	Fast Page	42 Pin SOJ	4Q, '92
	†KM416C1200J	1M × 16	70/80/100	CMOS	Fast Page	42 Pin SOJ	4Q, '92

*: New Product †: Preliminary Product

1

2.2 Dynamic RAM Module

Based Component	Part Number	Organization	Speed(ns)	Feature	Package	PCB height(In)	Remark
1M DRAM Base	KMM58256CN	256K × 8	60/70/80	Fast Page	S, 30 Pin SIMM	0.65	Now
	KMM59256CN	256K × 9	70/80	Fast Page	S, 30 Pin SIMM	0.65	Now
	KMM581000C	1M × 8	60/70/80	Fast Page	S, 30 Pin SIMM	0.805	Now
	KMM591000C	1M × 9	60/70/80	Fast Page	S, 30 Pin SIMM	0.805	Now
	KMM536256C/CG	256K × 36	70/80	Fast Page	S, 72 Pin SIMM	1.0	Now
	KMM532512CV/CGV	512K × 32	60/70/80	Fast Page	D, 72 Pin SIMM	1.0	Now
4M DRAM Base	KMM536512C/CG	512K × 36	70/80	Fast Page	D, 72 Pin SIMM	1.0	Now
	KMM540512C/CG/CM	512K × 40	60/70/80	Fast Page	D, 72 Pin SIMM	1.0	Now
	KMM581000AN	1M × 8	70/80/100	Fast Page	S, 30 Pin SIMM	0.65	Now
	KMM581020AN	1M × 8	70/80/100	Fast Page	S, 30 Pin SIMM	0.65	Now
	*KMM581000BN	1M × 8	60/70/80	Fast Page	S, 30 Pin SIMM	0.65	'92. 3Q
	KMM591000AN	1M × 9	70/80/100	Fast Page	S, 30 Pin SIMM	0.65	Now
	KMM591020AN	1M × 9	70/80/100	Fast Page	S, 30 Pin SIMM	0.65	Now
	*KMM591000BN	1M × 9	60/70/80	Fast Page	S, 30 Pin SIMM	0.65	'92. 3Q
	KMM584000A	4M × 8	70/80/100	Fast Page	S, 30 Pin SIMM	0.805	Now
	KMM584020A	4M × 8	70/80/100	Fast Page	S, 30 Pin SIMM	0.805	Now
	*KMM584000B	4M × 8	60/70/80	Fast Page	S, 30 Pin SIMM	0.805	'92. 3Q
	KMM594000A	4M × 9	70/80/100	Fast Page	S, 30 Pin SIMM	0.805	Now
	KMM594020A	4M × 9	70/80/100	Fast Page	S, 30 Pin SIMM	0.805	Now
	*KMM594000B	4M × 9	60/70/80	Fast Page	S, 30 Pin SIMM	0.805	'92. 3Q
	KMM5321000AV/AVG	1M × 32	70/80/100	Fast Page	S, 72 Pin SIMM	0.855	Now
	*KMM5321000BV/BVG	1M × 32	60/70/80	Fast Page	S, 72 Pin SIMM	0.855	Now
	KMM5361000A/AG	1M × 36	70/80/100	Fast Page	D, 72 Pin SIMM	1.0	Now
	KMM5361000A1/A1G	1M × 36	70/80/100	Fast Page	S, 72 Pin SIMM	1.0	Now
	*KMM5361000B/BG	1M × 36	60/70/80	Fast Page	D, 72 Pin SIMM	1.0	'92. 3Q
	*KMM5361000B1/B1G	1M × 36	60/70/80	Fast Page	S, 72 Pin SIMM	1.0	'92. 3Q
	KMM5322000AV/AVG	2M × 32	70/80/100	Fast Page	D, 72 Pin SIMM	1.0	Now
	*KMM5322000BV/BVG	2M × 32	60/70/80	Fast Page	D, 72 Pin SIMM	1.0	'92. 3Q
	KMM5362000A/AG	2M × 36	70/80/100	Fast Page	D, 72 Pin SIMM	1.25	Now
	*KMM5362000A1/A1G	2M × 36	70/80/100	Fast Page	D, 72 Pin SIMM	1.0	Now
*KMM5362000B/BG	2M × 36	60/70/80	Fast Page	D, 72 Pin SIMM	1.25	'92. 3Q	
*KMM5362000B1/B1G	2M × 36	60/70/80	Fast Page	D, 72 Pin SIMM	1.0	'92. 3Q	
KMM5401000A/AG/AM	1M × 40	70/80/100	Fast Page	S, 72 Pin SIMM	1.0	Now	
*KMM5401000B/BG/BM	1M × 40	60/70/80	Fast Page	S, 72 Pin SIMM	1.0	'92. 3Q	
KMM5402000A/AG/AM	2M × 40	70/80/100	Fast Page	D, 72 Pin SIMM	1.0	Now	
*KMM5402000B/BG/BM	2M × 40	60/70/80	Fast Page	D, 72 Pin SIMM	1.0	'92. 3Q	

2.2 Dynamic RAM Module (Continued)

Based Component	Part Number	Organization	Speed(ns)	Feature	Package	PCB height(In)	Remark
4M B/W Wide DRAM Base	*KMM536256W/WG	256K × 36	70/80/100	Fast Page	S, 72 Pin SIMM	0.65	Now
	*KMM532512W3/W3G	512K × 32	70/80/100	Fast Page	S, 72 Pin SIMM	1.0	Now
	*KMM536512W3/W3G	512K × 36	70/80/100	Fast Page	S, 72 Pin SIMM	1.0	Now
16M DRAM Base	*KMM584100N	4M × 8	60/70/80	Fast Page	S, 30 Pin SIMM	0.65	Now
	*KMM594100N	4M × 9	60/70/80	Fast Page	S, 30 Pin SIMM	0.65	Now
	*KMM5816000/T	16M × 8	60/70/80	Fast Page	D, 30 Pin SIMM	0.8	Now
	*KMM5816100/T	16M × 8	60/70/80	Fast Page	D, 30 Pin SIMM	0.8	Now
	*KMM5916000/T	16M × 9	60/70/80	Fast Page	D, 30 Pin SIMM	0.8	Now
	*KMM5916100/T	16M × 9	60/70/80	Fast Page	D, 30 Pin SIMM	0.8	Now
	*KMM5324100V/VG/VP	4M × 32	60/70/80	Fast Page	S, 72 Pin SIMM	1.0	Now
	*KMM5364100/G	4M × 36	60/70/80	Fast Page	D, 72 Pin SIMM	1.0	Now
	*KMM5364000H/HG	4M × 36	60/70/80	Fast Page	S, 72 Pin SIMM	1.25	Now
	*KMM5364100H/HG	4M × 36	60/70/80	Fast Page	S, 72 Pin SIMM	1.25	Now
	*KMM5328100V/VG/VP	8M × 32	60/70/80	Fast Page	D, 72 Pin SIMM	1.0	Now
	*KMM5368100/G	8M × 36	60/70/80	Fast Page	D, 72 Pin SIMM	1.375	Now
	*KMM5368000H/HG	8M × 36	60/70/80	Fast Page	D, 72 Pin SIMM	1.25	Now
	*KMM5368100H/HG	8M × 36	60/70/80	Fast Page	D, 72 Pin SIMM	1.25	Now
	*KMM5404000/G	4M × 40	60/70/80	Fast Page	D, 72 Pin SIMM	1.0	Now
*KMM5404100/G	4M × 40	60/70/80	Fast Page	D, 72 Pin SIMM	1.0	Now	
16M B/W Wide DRAM Base	††KMM5321000W/WG	1M × 32	70/80/100	Fast Page	S, 72 Pin SIMM	0.65	'92. 4Q
	††KMM5322000W/WG	2M × 32	70/80/100	Fast Page	D, 72 Pin SIMM	0.8	'92. 4Q

Note: S: Single Side, D: Double Side

*: New Product, ††: Under Development

2.3 Video RAM

Capacity	Part Number	Organization	Speed (ns)	Technology	Features	Packages	Remark
1M bit	KM424C256J	256K × 4	RAM: 80/100/120 SAM: 25/25/35	CMOS	Minimum Feature	28 Pin SOJ	Now
	KM424C256Z	256K × 4	RAM: 80/100/120 SAM: 25/25/35	CMOS	Minimum Feature	28 Pin ZIP	Now
	††KM424C257J	256K × 4	RAM: 60/80/100 SAM: 20/20/25	CMOS	Extended Feature	28 Pin SOJ 44 Pin TSOP II	3Q, '92
	††KM424C257Z	256K × 4	RAM: 60/80/100 SAM: 20/20/25	CMOS	Extended Feature	28 Pin ZIP	3Q, '92
	††KM428C128Z	128K × 8	RAM: 60/80/100 SAM: 20/20/25	CMOS	Extended Feature	40 Pin ZIP 44 Pin TSOP II	4Q, '91
	††KM428C128J	128K × 8	RAM: 60/80/100 SAM: 20/20/25	CMOS	Extended Feature	40 Pin SOJ	4Q, '91
256K bit	KM424C64P	64K × 4	RAM: 100/120 SAM: 25/35	CMOS	Minimum Feature	24 Pin DIP	Now
	KM424C64Z	64K × 4	RAM: 100/120 SAM: 25/35	CMOS	Minimum Feature	24 Pin ZIP	Now

2.4 Static RAM

Slow SRAM Function Guide

Capacity	Part Name	Organization	Speed	Technology	Power Dissipation			Package	Remark
					Active(max.) TTL. DC	Active(max.) TTL. Min	Standby(max.) CMOS		
64K	KM6264BL	8K × 8	70/100/120	CMOS	15mA	55mA	100µA	DIP/SDIP/SOP	Now
	KM6264BL-L	8K × 8	70/100/120	CMOS	15mA	55mA	10µA	DIP/SDIP/SOP	Now
256K	KM62256AL	32K × 8	80/100/120	CMOS	45mA	70mA	100µA	DIP/SOP	Now
	KM62256AL-L	32K × 8	80/100/120	CMOS	45mA	70mA	50µA	DIP/SOP	Now
	KM62256BL	32K × 8	70/85/100/120	CMOS	15mA	70mA	100µA	DIP/SDIP/SOP	Now
	KM62256BL-L	32K × 8	70/85/100/120	CMOS	15mA	70mA	20µA	DIP/SDIP/SOP	Now
	*KM62256BLI	32K × 8	70/100	CMOS	20mA	70mA	50µA	DIP/SOP	Now
	*KM62256BL-V	32K × 8	240	CMOS	15mA	70mA	50µA	DIP/SDIP/SOP	Now
512K	*KM68512L	64K × 8	55/70/85/100	CMOS	15mA	70mA	100µA	SOP/TSOP	3Q.'92
	*KM68512L-L	64K × 8	55/70/85/100	CMOS	15mA	70mA	20µA	SOP/TSOP	3Q.'92
1M	KM681000L	128K × 8	70/85/100/120	CMOS	25mA	70mA	100µA	DIP/SOP	Now
	KM681000L-L	128K × 8	70/85/100/120	CMOS	25mA	70mA	20µA	DIP/SOP	Now
	*KM681000AL	128K × 8	70/85/100/120	CMOS	15mA	70mA	100µA	DIP/SOP/TSOP	Now
	*KM681000AL-L	128K × 8	70/85/100/120	CMOS	15mA	70mA	20µA	DIP/SOP/TOP	Now
	*KM681000ALI	128K × 8	70/100	CMOS	20mA	70mA	100µA	DIP/SOP	Now
	*KM681000ALI-L	128K × 8	70/100	CMOS	20mA	70mA	50µA	DIP/SOP	Now
	*KM681000AL-V	128K × 8	240	CMOS	15mA	70mA	50µA	DIP/SOP/TSOP	Now
	4M	†KM684000L	512K × 8	55/70/85/100	CMOS	25mA	70A	100µA	DIP/SOP/TSOP
	†KM684000L-L	512K × 8	55/70/85/100	CMOS	25mA	70mA	20µA	DIP/SOP/TSOP	3Q.'92

*: New Product †: Preliminary ††: Under Development

Pseudo SRAM Function Guide

Capacity	Part Name	Organization	Speed	Technology	Power Dissipation		Package	Remark
					Active(max.) TTL. Min	Standby(max.) CMOS		
1M	KM658128	128K × 8	80/100/120	CMOS	70mA	2mA	DIP/SDIP/SOP	Now
	KM658128L	128K × 8	80/100/120	CMOS	70mA	200µA	DIP/SDIP/SOP	Now
	KM658128L-L	128K × 8	80/100/120	CMOS	70mA	100µA	DIP/SDIP/SOP	Now
	KM658128LD	128K × 8	80/100/120	CMOS	70mA	200µA	DIP/SDIP/SOP	Now
	KM658128LD-L	128K × 8	80/100/120	CMOS	70mA	100µA	DIP/SDIP/SOP	Now
4M	*KM658512	512K × 8	80/100/120	CMOS	75mA	1mA	DIP/SOP/TSOP	3Q.'92
	*KM658128L	512K × 8	80/100/120	CMOS	75mA	200µA	DIP/SOP/TSOP	3Q.'92
	*KM658128L-L	512K × 8	80/100/120	CMOS	75mA	100µA	DIP/SOP/TSOP	3Q.'92

*: New Product †: Preliminary ††: Under Development

High Speed & Ultra High Speed SRAM

Capacity	Part Name	Organization	Speed (ns)	Technology	Power Dissipation		Package	Remark
					Active Max(mA)	Standby Max(mA)		
64K	KM6465A	16K × 4	25/35/45	CMOS	100	2	22SDIP	Now
	KM6465AL	16K × 4	25/35/45	CMOS	100	0.1	22SDIP	Now
	*KM6465B	16K × 4	12/15/20/25	CMOS	140	1	22SDIP	Now
	KM6465BL	16K × 4	12/15/20/25	CMOS	140	0.1	22DIP	Now
	KM6466A	16K × 4	25/35/45	CMOS	120	2	22SDIP/SOJ	Now
	KM6466AL	16K × 4	25/35/45	CMOS	120	0.1	22SDIP/SOJ	Now
	*KM6466B	16K × 4	12/15/20/25	CMOS	140	1	24SDIP/SOJ	Now
	KM6466BL	16K × 4	12/15/20/25	CMOS	140	0.1	24DIP/SOJ	Now
	*KM6865B	8K × 8	12/15/20/25	CMOS	140	1	28SDIP/SOJ	Now
	KM6865BL	8K × 8	12/15/20/25	CMOS	140	0.1	28DIP/SOJ	Now
256K	KM61257A	256K × 1	25/35/45	CMOS	100	2	24SDIP/SOJ	Now
	KM61257AL	256K × 1	25/35/45	CMOS	100	0.1	24SDIP/SOJ	Now
	KM64257A	64K × 4	25/35/45	CMOS	100	2	24SDIP/SOJ	Now
	KM64257AL	64K × 4	25/35/45	CMOS	100	0.1	24SDIP/SOJ	Now
	†KM64258B	64K × 4	15/20/25	CMOS	140	2	28SDIP/SOJ	Now
	†KM64B258A	64K × 4	8/10/12	BiCMOS	185	20	28SOJ	2Q '92
	*KM64259B	64K × 4	15/20/25	CMOS	140	2	28SDIP/SOJ	Now
	*KM64260B	64K × 4	20/25	CMOS	140	2	28SDIP/SOJ	Now
	*KM68257B	32K × 8	15/20/25	CMOS	150	2	28SDIP/SOJ	Now
	*KM68257BL	32K × 8	15/20/25	CMOS	130	0.1	28SDIP/SOJ	Now
	†KM68B257A	32K × 8	8/10/12	BiCMOS	185	20	28SOJ	2Q '92
	KM69B257A	32K × 9	8/10/12	BiCMOS	185	20	28SOJ	2Q '92
	1M	*KM611001	1M × 1	20/25/35	CMOS	140	2	28SDIP/SOJ
*KM641001		256K × 4	20/25/35	CMOS	150	2	28SDIP/SOJ	Now
*KM641005		256K × 4	20/25/35	CMOS	150	2	32SDIP/SOJ	Now
†KM64B1001		256K × 4	12/15	BiCMOS	170	20	28SDIP/SOJ	3Q '92
KM64B1002		256K × 4	10/12	BiCMOS	160	20	28SOJ	4Q '92
KM64B1003		256K × 4	10/12	BiCMOS	160	20	28SOJ	4Q '92
*KM681001		128K × 8	20/25/35	CMOS	160	2	32SDIP/SOJ	Now
†KM68B1001		128K × 8	12/15	BiCMOS	180	20	32SDIP/SOJ	3Q '92
KM68B1002		512K × 8	10/12	BiCMOS	180	20	28SOJ	4Q '92

Synchronous SRAM

Capacity	Part Name	Organization	Speed (ns)	Technology	Power Dissipation		Package	Remark
					Active Max(mA)	Standby Max(mA)		
1M	KM741006	256K × 4	12	CMOS	190	80	36SOJ	4Q '92

Synchronous

Capacity	Part Name	Organization	Speed (ns)	Technology	Power Dissipation		Package	Remark
					Active Max(mA)	Standby Max(mA)		
1M	††KM741006	256K × 4	10/12	CMOS	170	3	32SOJ	4Q '92
	††KM781006	128K × 8	10/12	CMOS	170	3	36SOJ	4Q '92
	††KM791006	128K × 9	10/12	CMOS	170	3	36SOJ	4Q '92

*: New Product †: Preliminary Product ††: Under Development

2.5 EEPROM

Capacity	Part Number	Organization	Speed(ns)	Technology	Features	Packages	Remarks
256 bit	KM93C06/G/GD/I	16 × 16	1MHz	CMOS	Ext.-timed	8DIP/8SOP	Now
	KM93C07/G/GD/I	16 × 16	1MHz	CMOS	Self-timed	8DIP/8SOP	Now
1K bit	KM93C46/G/GD/I	64 × 16	1MHz	CMOS	Self-timed	8DIP/8SOP	Now
	KM93C46V/VG/VGD/I	64 × 16	250KHz	CMOS	3.0V Operation	8DIP/8SOP	Now
2K bit	KM93C56/G/GD/I	128 × 16	1MHz	CMOS	Auto Erase, Self-timed	8DIP/8SOP	3Q '92
	KM93CS56/G/GD/I	128 × 16	1MHz	CMOS	Data Protect	8DIP/8SOP	3Q '92
	KM93C57/G/GD/I	256 × 8/128 × 16	1MHz	CMOS	Select Organization	8DIP/8SOP	3Q '92
	KM93C56V/VG/VGD/I	128 × 16	1MHz	CMOS	2.0V Operation	8DIP/8SOP	4Q '92
	KM93C57V/VG/VGD/I	256 × 8/128 × 16	1MHz	CMOS	2.0V Operation	8DIP/8SOP	4Q '92
4K bit	KM93C66/G/GD/I	256 × 16	1MHz	CMOS	Auto Erase, Self-timed	8DIP/8SOP	3Q '92
	KM93CS66/G/GD/I	256 × 16	1MHz	CMOS	Data Protect	8DIP/8SOP	3Q '92
	KM93C67/G/GD/I	512 × 8/128 × 16	1MHz	CMOS	Select Organization	8DIP/8SOP	3Q '92
	KM93C66V/VG/VGD/1	256 × 16	1MHz	CMOS	2.0V Operation	8DIP/8SOP	4Q '92
	KM93C67V/VG/VGD/I	512 × 8/128 × 16	1MHz	CMOS	2.0V Operation	8DIP/8SOP	4Q '92
16K bit	KM28C16/J	2K × 8	150/200/250	CMOS	32B Page Mode, D-P	24DIP/32PLCC	Now
	KM28C16I/JI	2K × 8	200/250	CMOS	Industrial	24DIP/32PLCC	Now
	KM28C17/J	2K × 8	150/200/250	CMOS	32B Page Mode, D-P, R/B	28DIP/32PLCC	Now
	KM28C17I/JI	2K × 8	200/250	CMOS	Industrial	28DIP/32PLCC	Now
64K bit	KM28C64A/AJ	8K × 8	120/150/200	CMOS	64B Page Mode, D-P, T-B	28DIP/32PLCC	Now
	KM28C64AII/AJI	8K × 8	120/150/200	CMOS	Industrial	28DIP/32PLCC	Now
	KM28C65A/AJ	8K × 8	120/150/200	CMOS	64B Page Mode, D-P, R/B	28DIP/32PLCC	Now
	KM28C65AII/AJI	8K × 8	120/150/200	CMOS	Industrial	28DIP/32PLCC	Now
256K bit	KM28C256/J	32K × 8	150/200/250	CMOS	64B Page Mode, D-P, T-B	28DIP/32PLCC	Now
	KM28C256I/JI	32K × 8	150/200/250	CMOS	Industrial	28DIP/32PLCC	Now
	KM28C256A/AJ	32K × 8	120/150/200	CMOS	64B Page Mode, D-P, T-B	28DIP/32PLCC	4Q '92
	KM28C256AII/AJI	32K × 8	120/150/200	CMOS	Industrial	28DIP/32PLCC	4Q '92
1M bit	KM29C010/J/T	128K × 8	120/150/200	CMOS	128B Page Mode, D-P, T-B	32DIP/32PLCC	4Q '92
	KM29C010I/JI	128K × 8	120/150/200	CMOS	Industrial	32TSOP	4Q '92

*: D-P: Data-Polling, R/B: Ready/Busy, T-B: Toggle Bit

2.6 Mask ROM

Capacity	Part Number	Organization	Speed(ns)	Technology	Features	Packages	Remark
256K bit	KM23C256(G)	32K × 8	120/150/200	CMOS	Programmable CE & OE	28DIP(32SOP)	Now
512K bit	KM23C512(G)	64K × 8	120/150/200	CMOS	Programmable CE & OE	28DIP(32SOP)	Now
1M bit	KM23C1000	128K × 8	120/150/200	CMOS	Programmable CE	28DIP	Now
	KM23C1001	128K × 8	120/150/200	CMOS	Programmable OE	28DIP	Now
	KM23C1010(G)	128K × 8	120/150/200	CMOS	Programmable CE & OE	32DIP(32SOP)	Now
	*KM23C1010J	128K × 8	120/150/200	CMOS	Programmable CE & OE	32PLCC	Now
	KM23C1011(G)	128K × 8	120/150/200	CMOS	Programmable OE	32DIP(32SOP)	Now
2M bit	KM23C2000(G)	256K × 8	150/200/250	CMOS	Programmable CE & OE	32DIP(32SOP)	Now
	†KM23C2000H(G)	256K × 8	100/120/150	CMOS	Programmable CE & OE	32DIP(32SOP)	3Q '92
	KM23C2001	256K × 8	150/200/250	CMOS	Programmable OE	32DIP	Now
	†KM23C2001H	256K × 8	100/120/150	CMOS	Programmable OE	32DIP	3Q '92
	KM23C2100(FP)	256K × 8/ 128K × 16	150/200/250	CMOS	Programmable CE & OE Word/Byte Mode	40DIP(44QFP)	Now
	†KM23C2100H(FP)	256K × 8/ 128K × 16	100/120/150	CMOS	Programmable CE & OE Word/Byte Mode	40DIP(44QFP)	3Q '92
4M bit	KM23C4000A(G)	512K × 8	150/200/250	CMOS	Programmable CE & OE	32DIP(32SOP)	Now
	*KM23C4000B(G)	512K × 8	120/150/200	CMOS	Programmable CE & OE	32DIP(32SOP)	Now
	KM23C4000H(G)	512K × 8	100/120/150	CMOS	Programmable CE & OE	32DIP(32SOP)	Now
	KM23C4001A(G)	512K × 8	150/200/250	CMOS	Programmable OE	32DIP(32SOP)	Now
	*KM23C4001B(G)	512K × 8	120/150/200	CMOS	Programmable OE	32DIP(32SOP)	Now
	KM23C4001H(G)	512K × 8	100/120/150	CMOS	Programmable OE	32DIP(32SOP)	Now
	*KM23C4100BG	512K × 8/ 256K × 16	120/150/200	CMOS	Programmable CE & OE Word/Byte Mode	40SOP	Now
	KM23C4100A(FP)	512K × 8/ 256K × 16	150/200/250	CMOS	Programmable CE & OE Word/Byte Mode	40DIP(44QFP)	Now
	†KM23C4100B(FP)	512K × 8/ 256K × 16	120/150/200	CMOS	Programmable CE & OE Word/Byte Mode	40DIP(44QFP)	2Q '92
	KM23C4100H(FP)	512K × 8/ 256K × 16	100/120/150	CMOS	Programmable CE & OE Word/Byte Mode	40DIP(44QFP)	Now
	KM23C4200B	512K × 8/ 256K × 16	120/150/200	CMOS	Programmable CE & OE Word/Byte Mode	40DIP	Now

1

Mask ROM (Continued)

Capacity	Part Number	Organization	Speed(ns)	Technology	Features	Packages	Remark	
8M bit	KM23C8000A(G)	1M × 8	150/200/250	CMOS	Programmable CE & OE	32DIP(32SOP)	Now	
	†KM23C8000H(G)	1M × 8	100/120/150	CMOS	Programmable CE & OE	32DIP(32SOP)	3Q '92	
	KM23C8001A	1M × 8	150/200/250	CMOS	Programmable OE	32DIP	Now	
	†KM23C8001H	1M × 8	100/120/150	CMOS	Programmable OE	32DIP	3Q '92	
	KM23C8100A(G)	1M × 8/ 512K × 16	150/200/250	CMOS	Programmable CE & OE Word/Byte Mode	40DIP(44SOP)	Now	
	KM23C8100AFP1	1M × 8/ 512K × 16	150/200/250	CMOS	Programmable CE & OE Word/Byte Mode	44QFP	Now	
	KM23C8100AFP2	1M × 8/ 512K × 16	150/200/250	CMOS	Programmable CE & OE Word/Byte Mode	64QFP	Now	
	†KM23C8100H(G)	1M × 8/ 512K × 16	100/120/150	CMOS	Programmable CE & OE Word/Byte Mode	40DIP(44SOP)	3Q '92	
	†KM23C8100HFP1	1M × 8/ 512K × 16	100/120/150	CMOS	Programmable CE & OE Word/Byte Mode	44QFP	3Q '92	
	†KM23C8100HFP2	1M × 8/ 512K × 16	100/120/150	CMOS	Programmable CE & OE Word/Byte Mode	64QFP	3Q '92	
	16M bit	KM23C16000(G)	2M × 8/ 1M × 16	150/200/250	CMOS	Programmable CE & OE Word/Byte Mode	42DIP(44SOP)	Now
		*KM23C16000FP	2M × 8/ 1M × 16	150/200/250	CMOS	Programmable CE & OE Word/Byte Mode	64QFP	Now
†KM23C16100(G)		2M × 8/ 1M × 16	150/200/250	CMOS	Programmable CE & OE Word/Byte Mode	42DIP(44SOP)	3Q '92	
†KM23C16100FP		2M × 8/ 1M × 16	150/200/250	CMOS	Programmable CE & OE Word/Byte Mode	64QFP	3Q '92	
32M bit		†KM23C32000	2M × 16	150/200/250	CMOS	Programmable CE & OE	42DIP	4Q '92
	†KM23C32000G	4M × 8/ 2M × 16	150/200/250	CMOS	Programmable CE & OE Word/Byte Mode	44SOP	4Q '92	
	†KM23C32000FP	4M × 8/ 2M × 16	150/200/250	CMOS	Programmable CE & OE Word/Byte Mode	64QFP	4Q '92	
	†KM23C32100	2M × 16	150/200/250	CMOS	Programmable CE & OE	42DIP	4Q '92	
	†KM23C32100G	4M × 8/ 2M × 16	150/200/250	CMOS	Programmable CE & OE Word/Byte Mode	44SOP	4Q '92	
	†KM23C32100FP	4M × 8/ 2M × 16	150/200/250	CMOS	Programmable CE & OE Word/Byte Mode	64QFP	4Q '92	

*: New Product †: Under Development

2.7 FIFO

Capacity	Part Number	Organization	Speed	Technology	Features	Package	Remark
Standard FIFO	KM75C01AP	512 × 9	15/20/25/ 35/50/80	CMOS	Parallel FIFO	28PDIP (0.6")	Now
	KM75C01AN	512 × 9	15/20/25/ 35/50/80	CMOS	Parallel FIFO	28PDIP (0.3")	Now
	KM75C01AJ	512 × 9	15/20/25/ 35/50/80	CMOS	Parallel FIFO	32PLCC	Now
	KM75C02AP	1K × 9	12/15/20/25/ 35/50/80	CMOS	Parallel FIFO	28PDIP (0.6")	Now
	KM75C02AN	1K × 9	12/15/20/25/ 35/50/80	CMOS	Parallel FIFO	28PDIP (0.3")	Now
	KM75C02AJ	1K × 9	12/15/20/25/ 35/50/80	CMOS	Parallel FIFO	32PLCC	Now
	KM75C03AP	2K × 9	12/15/20/25/ 35/50/80	CMOS	Parallel FIFO	28PDIP (0.6")	Now
	KM75C03AN	2K × 9	12/15/20/25/ 35/50/80	CMOS	Parallel FIFO	28PDIP (0.3")	Now
	KM75C03AJ	2K × 9	12/15/20/25/ 35/50/80	CMOS	Parallel FIFO	32PLCC	Now
	KM75C04AP	4K × 9	15/20/25/ 35/50/80	CMOS	Parallel FIFO	28PDIP (0.6")	4Q '92
	KM75C04AN	4K × 9	15/20/25/ 35/50/80	CMOS	Parallel FIFO	28PDIP (0.3")	4Q '92
	KM75C04AJ	4K × 9	15/20/25/ 35/50/80	CMOS	Parallel FIFO	32PLCC	4Q '92

*: New Product

†: Preliminary Product

1

3. CROSS REFERENCE GUIDE

3.1 DRAM

Density	Org.	Mode	Samsung	Toshiba	Hitachi	Fujitsu	NEC	Oki
256K	× 1	F. Page	KM41C256	TC51256	HM51256	MB81256	μPD41256	MSM51C256
		Nibble	KM41C257	TC51257	—	MB81257	—	MSM41257
		S. Column	KM41C258	TC51258	HM51258	MB81258	—	—
	× 4	F. Page	KM41C464	TC51464	HM50464	MB81464	μPD41464	MSM41464
		S. Column	KM41C466	TC51466	—	MB81466	—	—
1M	× 1	F. Page	KM41C1000	TC511000	HM511000	MB81C1000	μP0421000	MSM511000
		Nibble	KM41C1001	TC511001	HM511001	MB81C1001	μP0421001	MSM511001
		S. Column	KM41C1002	TC511002	HM511002	MB81C1002	μP0421002	MSM511002
	× 4	F. Page	KM44C256	TC514256	HM514256	MB81C4256	μP0424256	MSM514256
		S. Column	KM44C258	TC514258	HM514258	MB81C4258	μP0424258	MSM514258
4M	× 1	F. Page	KM41C4000	TC514100	HM514100	MB814100	μPD424100	MSM514100
		Nibble	KM41C4001	TC514101	HM514101	MB814101	μPD424101	MSM514101
		S. Column	KM41C4002	TC514102	HM514102	MB814102	μPD424102	MSM514102
	× 4	F. Page	KM44C1000	TC514400	HM514400	MB814400	μPD424400	MSM514400
		S. Column	KM44C1002	TC514402	HM514402	MB814402	μPD424402	MSM514402
	× 8	F. Page	KM48C512	TC514800A	HM514800	MB814800A	μPD424800	—
	× 9	F. Page	KM49C512	TC514900A	HM514900	—	μPD424900	—
	× 16	F. Page	KM416C256	TC514170B	HM514170	MB814170A	μPD424170	—
	× 18	F. Page	KM418C256	TC514280B	HM514280	—	μPD424280	—
16M	× 1	F. Page	KM41C16000	TC5116100	HM5116100	MB8116100	μPD4216100	—
	× 4	F. Page	KM44C4000	TC5116400	HM5116400	MB8116400	μPD4216400	—

3.2 DYNAMIC RAM MODULE

Density	Organization	Samsung	Toshiba	Hitachi	NEC
2M bit	256K × 8(2C)	KMM58256CN	THM82500	HB56025608	—
2.3M bit	256K × 9(3C)	KMM59256CN	THM92500	HB56025609	—
8M bit	1M × 8	KMM581000	THM81000	HB56A18	MC-421000A8
9M bit	1M × 9	KMM591000	THM91000	HB56A19	MC-421000A9
8M bit	256K × 32	KMM532256	THM322500	HB56025632	—
9M bit	256K × 36	KMM536256	—	—	—
16M bit	512K × 32	KMM532512	THM325120	HB56051232	—
18M bit	512K × 36	KMM536512	—	HB56051236	—
20M bit	512K × 40	KMM540512	—	—	—
8M bit	1M × 8(2C)	KMM581000AN	—	HB56G18	—
9M bit	1M × 9(3C)	KMM591000AN	—	HB56G19	—
32M bit	4M × 8	KMM584000	THM84000	HB56A48	MC-424100A8
36M bit	4M × 9	KMM594000	THM94000	HB56A49	MC-424100A9
32M bit	1M × 32	KMM5321000	THM321000	HB56D132	—
36M bit	1M × 36	KMM5361000	THM5361020	HB56D136	MC-421000A36
64M bit	2M × 32	KMM5322000	THM322020	HB56D232	—
72M bit	2M × 36	KMM5362000	THM362020	HB56D236	MC-422000A36
40M bit	1M × 40	KMM5401000	THM401020	HB56A140	—
80M bit	2M × 40	KMM5402000	THM402020	—	—

1

3.3 VIDEO RAM

Density	Feature	Org.	Samsung	Toshiba	NEC	Hitachi	TI	Mitsubishi
256K	Minimum Feature	64K × 4	KM424C64		μPD41264 μPD42264	HM53461	TMS4461	M5M4C264
1M	Minimum Feature	256K × 4	KM424C256	TC524256 TC524256A/B	μPD42273	HM534251	TM544C250	
	Extended Feature	256K × 4	KM424C257	TC524258A/B TC524259B	μPD42274	HM534253 HM534252	TMS44C251	M5M442256
	Extended Feature	128K × 8	KM428C128	TC528126A/B TC528128A/B	μPD42275	HM538121 HM538122 HM538123	TMS48C121	M5M482128

3.4 Static RAM

Slow SRAM Cross Reference

Density	Org.	SAMSUNG	HITACHI	SONY	TOSHIBA	mitsubishi	NEC
64K	8K × 8	KM6264BL/BL-L	HM6264AL/AL-L	CXK5864BL	TC5565AL	M5M5165	μPD4364L/L-L
256K	32K × 8	KM62256AL/AL-L KM62256BL/BL-L	HM62256L/L-L	CXK58257L/L-L	TC55257L	M5M5265	μPD43256AL
512K	64K × 8	KM68512L/L-L	—	—	—	—	—
1M	128K × 8	KM681000L/L-L KM681000AL/AL-L	HM628128L/L-L	CXK581000L CXK581001L	TC551001L	M5M51000	μPD431000L
4M	512K × 8	KM684000L/L-L	HM628512	CXK584000L	TC554001L	M5M5408	μPD434000

Pseudo SRAM Cross Reference

Density	Org.	SAMSUNG	HITACHI	TOSHIBA	NEC	OKI	MOTOROLA
1M	128K × 8	KM658128L/L-L	HM658128	TC518128A	μPD428128	MSM548128	MCM518128
4M	512K × 8	KM658512L/L-L	HM658512	TC518512	μPD428512	MSM548512	—

Fast SRAM

Density	Organization	Samsung	Hitachi	Cypress	Fujitsu	Micron	IDT	Motorola	Toshiba	Sony
64K	16K x 4	KM6465A/AL KM6465B/BL	HM6288/L	CY7C164 CY7C164A	MB81C74	MT5C6404	IDT7188	MCM6288	TC55416	CXK5464
	16K x 4 (With OE)	KM6466A/AL KM6466B/BL	HM6289/L	CY7C166 CY7C166A	MB81C75	MT5C6405	IDT7189	MCM6290	TC55417	CXK5465
	8K x 8	KM6865B/BL		CY7C186A	MB81C78	MT5C6308	IDT7164	MCM6264	TC5588	CXK5863
256K	256K x 1	KM61257A/AL	HM6207H/L	CY7C197	MB81C81A	MT5C2561	IDT71257	MCM6207		CXK51256
	64K x 4	KM64257A/AL	HM6208H/L	CY7C194	MB81C84	MT5C2564	IDT71258	MCM6208	TC55464	CXK54256
	64K x 4 (With OE)	KM64258B		CY7C196		MT5C2565	IDT61298	MCM6209	TC55465	
	64K x 4 (Sep. I/O, H-Z)	KM64259B		CY7C191	MB81C86		IDT71282			
	64K x 4 (Sep. I/O, L-Z)	KM64260B		CY7C192			IDT71281			
	32K x 8	KM68257B/BL	HM63832UH/L	CY7C199		MT5C2568	IDT71256	MCM6206	TC55328	CXK58258B
512K	32K x 16	KM616513							TC551632	
1M	1M x 1	KM611001	HM61100A/L	CY7C107		MT5C1001	IDT71027			
	256K x 4	KM641001	HM624256A/L	CY7C106		MT5C1005	IDT71028	MCM6229W		
	256K x 4 (Sep. I/O)	KM641005	HM624257A/L	CY7C101						CXK541000
	128K x 8	KM681001		CY7C108		MT5C1008	IDT71024	MCM6226W		CXK581020

BICMOS SRAM

Density	Organization	Samsung	Hitachi	Cypress	Toshiba	Fujitsu	IDT	Motorola
256K	64K x 4 (With OE)	KM64B258A	HM6709A	CY7B195	TC55B465		IDT61B298	MCM6709/A
	32K x 8	KM68B257A	HM628325H	CY7B199	TC55B328		IDT71B256	MCM6706/A
288K	32K x 9	KM69B257A			TC55B329			
1M	256K x 4	KM64B1001			TC55B4256	MB82B005	IDT71B028	
	256K x 4 (Center Power)	KM64B1002			TC55B4256			MCM6728
	256K x 4 (Center Power, with OE)	KM64B1003			TC55B4257			MCM6729
	128K x 8	KM68B1001			TC55B8128		IDT71B024	
	128K x 8 (Center Power)	KM68B1002			TC55B8128			MCM6726

1

3.5 EEPROM

Serial I/O EEPROM

Density	Samsung	N.S.	Exar	Micro Chip	SGSThompson	Catalyst	Rohm	AsahiKasai
256	KM93C06	NM9306		93C46	ST93C06			AK93C06
	KM93C07	NM9307		ER59256				
1K	KM93C46	NM9346	XRM93C46A	93C46	ST93C46T	CAT93C46A	BR93C46	AK93C46
	KM93CS46	NM93CS46			ST93C46		BR93CS46	
	KM93C46V	NM93C46L						
2K	KM93C56	NM93C56	XRM93C56A				BR93C56A	AK93C57
	KM93C57			93C56	ST93C56	CAT36C102		
	KM93CS56	NM93CS56			ST93CS56			
	KM93C56V	NM93C56L					BR93C56B	
	KM93C57V							
4K	KM93C66	NM93C66	XRM93C66B				BR93C66A	AK93C67
	KM93C67			93C66		CAT35C104		
	KM93CS66	NM93CS66			ST93CS66			
	KM93C66V	NM93C66L					BR93C66B	
	KM93C67V					CAT33T104		

Parallel EEPROM

Density	Samsung	Xicor	Seeq	Exel	Atmel	Hitachi	Oki	Catalyst
16K	KM28C16	X2816B X2816C	DQ2816A DQ5516A	XL2816A	AT28C16		MSM28C16A	CAT28C16A
	KM28C17		DQ2817A DQ5517A	XL2817A	AT28C17			CAT28C17A
64K	KM28C64A	X2864A/B X28C64	DQ28C64	XL2864 XL28C64A	AT28C64	HN58064	MSM28C64A	CAT28C65A
	KM28C65A		DQ28C65 DQ2864	XL2865 XL28C65A		HN58C65/66		CAT28C65A
256K	KM28C256	X28256 X28C256	DQ28C256		AT28C256	HN28C256	MSM28C256	CAT28C256
	KM28C256A	X28256 X28C256	DQ28C256		AT28C256	HN28C256	MSM28C256	CAT28C256
1M	KM29C010				AT29C010			

3.6 Mask ROM Cross Reference Guide-1

Density	Package	Org.	Samsung	NEC	Hitachi	Toshiba	Sharp	Mitsubishi	Fujitsu	Sony
256K	28 DIP	× 8	KM23C256		HN623257P HN623257PZ HN623258P		LH23255D LH53259D	M5M23256P	MB83256	
	32 SOP	× 8	KM23C256G							
512K	28 DIP	× 8	KM23C512			TC53512CP	LH23512D LH53514D LH53515D		MB83512	
	32 DIP	× 8	KM23C512G							
1M	28 DIP	× 8	KM23C1000	μPD23C1000A	HN62321P HN62321BP HN62331P HN62321EP HN62331EP	TC531000CP	LH231000BD LH531000AD	M5M23C100 M5M231000	MB831000 MB831124	
			KM23C1001	μPD23C1010A	HN62321EP HN62331EP			M5M231001		
	32 DIP	× 8	KM23C1010	μPD23C1001E μPD23C1000EA	HN62321AP HN62331AP	TC531001CP	LH231100BD LH530800D LH530900D			
	32 SOP	× 8	KM23C1011 KM23C1010G KM23C1011G		HN62321AF HN62331AF	TC531001CF				
2M	32 DIP	× 8	KM23C2000	μPD23C2001			LH532300D LH532100BD LH532200BD LH532400D		MB832000 MB832001	CXK382001
			KM23C2001							
	32 SOP 40 DIP	× 8 × 8/ × 16	KM23C2000G KM23C2100	μPD23C2000 μPD23C2000A	HN62412P HN62422P HN62412FP HN62422FP		LH532000BD LH532500D			
	44 QFP	× 8/ × 16	KM23C2100FP							

1

Mask ROM Cross Reference Guide—II


Density	Package	Org.	Samsung	NEC	Hitachi	Toshiba	Sharp	Mitsubishi	Fujitsu	Sony
4M	32 DIP	x 8	KM23C4000A KM23C4001A	μ PD23C4001E	HN62304BP HN62314BP HN62324BP HN62344BP	TC534000P TC534000AP	LH534100BD	M5M23C401AP	MB834000A	CXK384001
	32 SOP	x 8	KM23C4000AG KM23C4001HG KM23C4100A	μ PD23C4001E	HN62304BF HN62314BF HN62324BF HN62344BF	TC534000F TC534000AF	LH534200BD LH534300D LH534400D LH534100BN	M5M23401AFP		
	40 DIP	X8/ x 16	KM23C4100A	μ PD23C4000 μ PD23C4000A	HN62404P HN62414P HN62424P HN62444P	TC534200P	LH534200BN LH534000BD LH534500D	M5M23C400AP	MB834100A MB834200A	
	40 SOP 44 QFP	x 8/ x 16 x 8/ x 16	KM23C4100BG KM23C4100AFP		HN62404FP HN62414FP HN62424FP HN62444FP	TC534200F			MB834200A	
8M	32 DIP	x 8	KM23C8000A KM23C8001A	μ PD23C8001E	HN62308BP		LH538100D LH538200D	M5M23801P	MB838000	CXK388000
	32 SOP	x 8	KM23C8000AG		HN62308BF			M5M23801FP		
	42 DIP	x 8/ x 16	KM23C8100A	μ PD23C8000	HN62408P	TC538200P TC538200F	LH538000D LH538000N	M5M23800P M5M23800FP	MB838200	
	44 SOP	x 8/ x 16	KM23C8100AG		HN62408FP					
	44 QFP 64 QFP	x 8/ x 16 x 8/ x 16	KM23C8100AFP1 KM23C8100AFP2				LH538000M		MB838200	
16M	42 DIP	x 8/ x 16	KM23C16000 KM23C16100 KM23C16000G KM23C16100G	μ PD23C16000	HN624016P HN624017P	TC5316200P		M5M23160P	MB831620P	
	44 SOP	x 8/ x 16	KM23C16000G KM23C16100G		HN624017FB	TC5316200F		M5M23168P M5M23160FP M5M23168FP	MB831620PF	
	64 QFP	x 8/ x 16	KM23C16000FP KM23C16100FP				LH5316000M			
32M	42 DIP	x 16	KM23C32000							
	44 SOP	x 8/ x 16	KM23C32000G				LH5332000N			
	64 QFP	x 8/ x 16	KM23C32000FP				LH5332000M			

3.7 FIFO

Capacity	Org.	Samsung	AMD	IDT	Sharp	Cypress	TI
Standard FIFO	512 x 9	KM75C01A	Am7201	IDT7201SA/LA	LH5496/D	CY7C420(1)	74ACT7201A
	1K x 9	KM75C02A	Am7202	IDT7202SA/LA	LH5497/D	CY7C424(5)	74ACT7202
	2K x 9	KM75C03A	Am7203	IDT7203S/L	LH5498/DKM7	CY7C428(9)	
	4K x 9	KM75C04A	Am7204	IDT7204S/L	LH5499/D		


4. ORDERING INFORMATION

4.1 DRAM




4.2 DRAM MODULE



MODULE PART NUMBERING SYSTEM




4.3 SRAM ORDERING INFORMATION




4.4 EEPROM



4.5 MASK ROM





4.6 FIFO




1

4.7 VRAM





EEPROM DATA SHEETS 2



- 1. ^{SS HW07} KM93C06
- 2. KM93C07
- 3. KM93C46
- 4. KM93C46V
- 5. KM93C56/KM93C66
- 6. KM93C56V/KM93C66V
- 7. KM93C57/KM93C67
- 8. KM93C57V/KM93C67V
- 9. KM93CS56/KM93CS66
- 10. KM28C16/KM28C17
- 11. KM28C64A/KM28C65A
- 12. KM28C256
- 13. KM28C256A
- 14. KM29C010

SUNITON
Global Expansion Center

256-Bit Serial Electrically Erasable PROM

FEATURES

- Operating temperature range
 - KM93C06: Commercial
 - KM93C06i: Industrial
- 16 × 16 serial read/write memory
- High performance advanced CMOS technology
- Reliable floating gate technology
 - Endurance : 100,000 cycle/byte
 - Data retention: 10 years
- Single 5 Volt supply
- Low power dissipation
 - Standby current: 250 μ A (TTL)
 - Active current: 3 mA (TTL)
- TTL compatible
- Available in plastic DIP and SOP

GENERAL DESCRIPTION


The KM93C06 is a CMOS 5V Only 256 bit non-volatile, sequential EEPROM. It is fabricated with the well defined floating gate CMOS technology using Fowler-Nordheim tunneling for erasing and programming.

The KM93C06 is organized as 16 registers of 16 bits each, which can be read/written serially by a microprocessor.


The KM93C06 is designed for applications up to 100,000 erase/write cycles per word and over 10 years of data retention.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



PIN NAMES

Pin Name	Pin Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
N.C.	No Connection
Vcc	Power Supply
GND	Ground

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_{IN}	-0.3 to 7.0	V
Temperature Under Bias	Commercial	-10 to +125	°C
	Industrial	-65 to +150	
Storage Temperature	T_{stg}	-65 to +150	°C

*Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of the data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

KM93C06: $T_A = 0^\circ\text{C}$ to 70°C , Voltages referenced to V_{SS}

KM93C06I: $T_A = -40^\circ\text{C}$ to 85°C , Voltages referenced to V_{SS}

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Supply Voltage	V_{SS}	0	0	0	V

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Voltage	V_{CC}		4.5	5.5	V
Operating Current (DC)	I_{CC1}	$V_{CC} = 5.5\text{V}$, $CS = 2.0\text{V}$, $SK = 2.0\text{V}$		1	mA
Operating Current (AC)	I_{CC2}	$V_{CC} = 5.5\text{V}$, $f_{SK} = 1\text{MHz}$		3	mA
Standby Current (TTL)	I_{SB1}	$V_{CC} = 5.5\text{V}$, $CS = 0.8\text{V}$		250	μA
Standby Current (CMOS)	I_{SB2}	$V_{CC} = 5.5\text{V}$, $CS = 0\text{V}$		100	μA
Input Voltage Levels	V_{IL}		-0.3	0.8	V
	V_{IH}		2.0	$V_{CC} + 0.3$	V
Output Voltage Levels	V_{OL}	$I_{OL} = 2.1\text{mA}$		0.4	V
	V_{OH}	$I_{OH} = -400\mu\text{A}$	2.4		V
Input Leakage Current	I_{LI}	$V_{IN} = 5.5\text{V}$		10	μA
Output Leakage Current	I_{LO}	$V_{OUT} = 5.5\text{V}$, $CS = 0\text{V}$		10	μA

INSTRUCTION SET FOR MODE SELECTION

Instruction	SB	OP Code	Address	Data	Comment
READ	1	10XX	A3A2A1A0	D _{OUT}	Read register A3A2A1A0
WRITE	1	01XX	A3A2A1A0	D15-D0	Write register A3A2A1A0
ERASE	1	11XX	A3A2A1A0	—	Erase register A3A2A1A0
EWEN	1	0011	xxxx	—	Erase/Write enable
EWDS	1	0000	xxxx	—	Erase/Write disable
ERAL	1	0010	xxxx	—	Erase all registers
WRAL	1	0001	xxxx	D15-D0	Write all registers

The KM93C06 provides 7 instructions as shown. Note that all the instructions start with a logic “1” start bit, and the next 8 bits carry the 4-bit OP code and the 4-bit address for 1 of 16, 16-bit registers.



AC TEST CONDITIONS

Parameter	Value
Input Pulse Levels	0.45V to 2.4V
Input Rise and Fall Times	20ns
Input and Output Timing measurement Levels	0.8V and 2.0V
Output Load	1 TTL Gate and C _L = 100pF

AC OPERATING CHARACTERISTICS


KM93C06: T_A = 0°C to 70°C, V_{CC} = 5V ± 10%, unless otherwise noted.


KM93C06I: T_A = -40°C to 85°C, V_{CC} = 5V ± 10%, unless otherwise noted.

Parameter	Symbol	Test Condition	Min	Max	Unit
SK Frequency	f _{SK}		—	1.0	MHz
SK High Time	t _{SKH}	(Note 1)	500		ns
SK Low Time	t _{SKL}	(Note 1)	250		ns
Chip Select Setup Time	t _{CSS}		50		ns
Chip Select Hold Time	t _{CSH}		0		ns
Data Setup Time	t _{DIS}		150		ns
Data Hold Time	t _{DIH}		150		ns
Output High Delay Time	t _{PD1}	V _{OL} = 0.8V, V _{OH} = 2.0V V _{IL} = 0.45V, V _{IH} = 2.4V		500	ns
Output Low Delay Time	t _{PDO}			500	ns
Program Cycle Time	t _{EW}		10	30	ms
Falling Edge of CS to D _{OUT} High-Z	t _{OH} , t _{IH}			100	ns

Note 1: The SK frequency spec, specifies a minimum SK clock period of 1μs, therefore in a SK clock cycle t_{SKH} + t_{SKL} must be greater than or equal to 1μs.
e.g., if t_{SKL} = 250ns then the minimum t_{SKH} = 750ns in order to meet the SK frequency specification.







TIMING DIAGRAMS
SYNCHRONOUS DATA TIMING



 DON'T CARE

TIMING DIAGRAMS (Continued)

INSTRUCTION TIMING



2

DEVICE OPERATION

The KM93C06 is a 256 bit CMOS serial I/O EEPROM used with microcontrollers for nonvolatile memory applications. The on-chip programming voltage generator allows user to use a single 5V power supply. All the operations of the chip are preceded by an instruction set, consisting of a start bit and two OP code bits, facilitating inherent protection against false writes. The DO pin is in high-Z except for the read period to eliminate bus contention.

READ

After a read instruction and address set is received, low to high transition of the SK clock produces output data at DO pin. A dummy bit (logical "0") precedes the 16 bit data output string.

EWEN / EWDS

The KM93C06 is at the erase/write disable (EWDS) state during the power-up period to protect against accidental disturbance. After the power up period, the erase/write operation must be preceded by an erase/write enable (EWEN) operation. The erase/write enable (EWEN) mode is maintained until an erase/write disable (EWDS) operation is executed or V_{CC} is removed from the part. Execution of the READ operation is independent of both EWEN and EWDS instructions.

ERASE

Before a write cycle, an erase cycle need to be operated to reset the EEPROM cells to the "erase" state. A chip starts an erase cycle by dropping CS low after an erase instruction and address set is input. The erase cycle is ended by raising CS input high after the program cycle time (t_{EW}) is satisfied.

WRITE

The write operation is started by sequentially loading its instruction, address, and data set. After the last bit of data is input on the DI pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the write cycle. Like the erase operation, the write cycle is completed by the rising edge of the CS input.



ERAL (chip erase)

Entire memory array is erased, i.e., logical "1" state, by this chip erase (ERAL) operation. The chip erase cycle is identical to the erase cycle except for different OP code.

WRAL (chip write)


The entire array need to be erased before this chip write mode operation. Data given during this mode are written to all cells in the corresponding column simultaneously.

PACKAGE DIMENSIONS
8 PIN PLASTIC DUAL IN LINE PACKAGE



2

8 PIN PLASTIC SMALL OUT LINE PACKAGE



256-Bit Serial Electrically Erasable PROM

FEATURES

- Operating temperature range
 - KM93C07: Commercial
 - KM93C07I: Industrial
- 16 x 16 serial read/write memory
- High performance advanced CMOS technology
- Reliable floating gate technology
 - Endurance : 100,000 cycle/byte
 - Data retention: 10 years
- Single 5 Volt supply
- Low power dissipation
 - Standby current: 250 μ A (TTL)
 - Active current: 3 mA (TTL)
- TTL compatible
- Self-timed programming cycle
- Device status signal during programming
- Available in plastic DIP and SOP


GENERAL DESCRIPTION

The KM93C07 is a CMOS 5V Only 256 bit non-volatile, sequential EEPROM. It is fabricated with the well defined floating gate CMOS technology using Fowler-Nordheim tunneling for erasing and programming.


The KM93C07 is organized as 16 registers of 16 bits each, which can be read/written serially by a micro-processor. It operates in a self-timed mode with the DO pin indicating the Ready/Busy status of the device.

The KM93C07 is designed for applications up to 100,000 erase/write cycles per word and over 10 years of data retention.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



PIN NAMES

Pin Name	Pin Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
N.C.	No Connection
V _{cc}	Power Supply
GND	Ground

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	-0.3 to 7.0	V
Temperature Under Bias	Commercial	-10 to +125	°C
	Industrial	-65 to +150	
Storage Temperature	T _{stg}	-65 to +150	°C

*Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of the data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



RECOMMENDED OPERATING CONDITIONS

KM93C07: T_A = 0°C to 70°C, Voltages referenced to V_{SS}

KM93C07I: T_A = -40°C to 85°C, Voltages referenced to V_{SS}

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Voltage	V _{CC}		4.5	5.5	V
Operating Current (DC)	I _{CC1}	V _{CC} = 5.5V, CS = 2.0V, SK = 2.0V		1	mA
Operating Current (AC)	I _{CC2}	V _{CC} = 5.5V, f _{SK} = 1MHz		3	mA
Standby Current (TTL)	I _{SB1}	V _{CC} = 5.5V, CS = 0.8V		250	μA
Standby Current (CMOS)	I _{SB2}	V _{CC} = 5.5V, CS = 0V		100	μA
Input Voltage Levels	V _{IL}		-0.3	0.8	V
	V _{IH}		2.0	V _{CC} + 0.3	V
Output Voltage Levels	V _{OL}	I _{OL} = 2.1mA		0.4	V
	V _{OH}	I _{OH} = -400μA	2.4		V
Input Leakage Current	I _{LI}	V _{IN} = 5.5V		10	μA
Output Leakage Current	I _{LO}	V _{OUT} = 5.5V, CS = 0V		10	μA

INSTRUCTION SET FOR MODE SELECTION

Instruction	SB	OP Code	Address	Data	Comment
READ	1	10XX	A3A2A1A0	D _{OUT}	Read register A3A2A1A0
WRITE	1	01XX	A3A2A1A0	D15-D0	Write register A3A2A1A0
ERASE	1	11XX	A3A2A1A0	—	Erase register A3A2A1A0
EWEN	1	0011	xxxx	—	Erase/Write enable
EWDS	1	0000	xxxx	—	Erase/Write disable
ERAL	1	0010	xxxx	—	Erase all registers
WRAL	1	0001	xxxx	D15-D0	Write all registers

The KM93C07 provides 7 instructions as shown. Note that all the instructions start with a logic "1" start bit, and the next 8 bits carry the 4-bit OP code and the 4-bit address for 1 of 16, 16-bit registers.

AC TEST CONDITIONS

Parameter	Value
Input Pulse Levels	0.45V to 2.4V
Input Rise and Fall Times	20ns
Input and Output Timing measurement Levels	0.8V and 2.0V
Output Load	1 TTL Gate and C _L =100pF

AC OPERATING CHARACTERISTICS

KM93C07: T_A = 0°C to 70°C, V_{CC} = 5V ± 10%, unless otherwise noted.

KM93C07I: T_A = -40°C to 85°C, V_{CC} = 5V ± 10%, unless otherwise noted.


Parameter	Symbol	Test Condition	Min	Max	Unit
SK Frequency	f _{SK}		—	1.0	MHz
SK High Time	t _{SKH}	(Note 1)	500		ns
SK Low Time	t _{SKL}	(Note 1)	250		ns
Chip Select Setup Time	t _{CSS}		50		ns
Chip Select Hold Time	t _{CSH}		0		ns
Data Setup Time	t _{DIS}		150		ns
Data Hold Time	t _{DIH}		150		ns
Output High Delay Time	t _{PD1}	V _{OL} = 0.8V, V _{OH} = 2.0V V _{IL} = 0.45V, V _{IH} = 2.4V		500	ns
Output Low Delay Time	t _{PD0}			500	ns
Program Cycle Time	t _{EW}			10	ms
Min CS Low Time	t _{CS}	(Note 2)	250		ns
Rising Edge of CS to Status Valid	t _{SV}			500	ns
Falling Edge of CS to D _{OUT} High-Z	t _{OH} , t _{IH}			100	ns


Note 1: The SK frequency spec, specifies a minimum SK clock period of 1μs, therefore in a SK clock cycle t_{SKH} + t_{SKL} must be greater than or equal to 1μs.

e.g., if t_{SKL} = 250ns then the minimum t_{SKH} = 750ns in order to meet the SK frequency specification.

Note 2: CS must be brought low for a minimum 250ns(t_{CS}) between consecutive instruction cycles.


TIMING DIAGRAMS
SYNCHRONOUS DATA TIMING



 DON'T CARE

2

TIMING DIAGRAMS (Continued) INSTRUCTION TIMING



DEVICE OPERATION

The KM93C07 is a 256 bit CMOS serial I/O EEPROM used with microcontrollers for nonvolatile memory applications. The on-chip programming voltage generator allows user to use a single 5V power supply. The erase and write cycle of the KM93C07 is self-timed with the ready/busy status of the chip indicated at the DO pin. All the operations of the chip is preceded by a two OP code bits, facilitating inherent protection against false writes. The DO pin is high-Z except for the read period and the ready/busy indication period to eliminate bus contention.

READ

After a read instruction and address set is received, low to high transition of the SK clock produces output data at DO pin. A dummy bit (logical "0") proceeds the 16 bit data output string.

EWEN / EWDS

The KM93C07 is at the erase/write disable (EWDS) state during the power-up period to protect against accidental disturbance. After the power up period, the erase/write operation must be preceded by an erase/write enable (EWEN) operation. The erase/write enable (EWEN) mode is maintained until an erase/write disable (EWDS) operation is executed or V_{CC} is removed from the part. Execution of READ operation is independent of both EWEN and EWDS instructions.

ERASE

Before a write cycle, an erase cycle need to be operated to reset the EEPROM cells to the "erase" state. The chip starts a self-timed erase cycle by dropping CS low af-

ter an erase instruction and address set is input. The chip's ready/busy status is indicated at the DO pin by bringing CS high during erase cycle.

WRITE

The write operation is started by sequentially loading its instruction, address, and data set. After the last bit of data is input on the DI pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle. Like the erase operation, write cycle has the ready/busy function.

ERAL (chip erase)

Entire memory array is erased, i.e., logical "1" state, by this chip erase (ERAL) operation. The chip erase cycle is identical to the erase cycle except for different OP code.



WRAL (chip write)

The entire array need to be erased before this chip write mode operation. Data given during this mode are written to all cells in the corresponding column simultaneously.


READY / BUSY

The ready/busy status of the KM93C07 during all the self-timed programming cycle (erase, write, chip erase, chip write) is indicated at the DO pin. Bringing the CS pin high, after th self-timed programming cycle has been initiated, will produces logic '0' at the DO pin if the chip is still programming and a logic '1' if the programming cycle has been completed.

PACKAGE DIMENSIONS
8 PIN PLASTIC DUAL IN LINE PACKAGE



8 PIN PLASTIC SMALL OUT LINE PACKAGE



1K Bit Serial Electrically Erasable PROM

FEATURES

- Operating temperature range
 - KM93C46: Commercial
 - KM93C46I: Industrial
- Single 5 Volt supply
- High performance advanced CMOS technology
 - Reliable floating gate technology
- 64 x 16 serial read/write memory
- TTL compatible
- Low power dissipation
 - Standby current: 250 μ A (TTL)
 - Active current: 3 mA (TTL)
- Self-timed programming cycle
- Device status signal during programming
- 100,000 Cycle Endurance
- Available in plastic DIP and SOP


GENERAL DESCRIPTION

The KM93C46 is a CMOS 5V. Only 1,024 bit non-volatile, sequential EEPROM. It is fabricated with the well defined floating gate CMOS technology using Fowler-Nordheim tunneling for erasing and programming.


The KM93C46 is organized as 64 registers of 16 bits each, which can be read/written serially by a microprocessor. It operates in a self-timed mode with the DO pin indicating the READY/BUSY status of the device.

The KM93C46 is designed for applications up to 100,000 erase/write cycles per word and over 10 years of data retention.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
N.C.	No Connection
V _{cc}	Power Supply
GND	Ground

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_{IN}	-0.3 to 7.0	V
Temperature Under Bias	Commercial	-10 to +125	°C
	Industrial	-65 to +150	
Storage Temperature	T_{stg}	-65 to +150	°C

*Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of the data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

KM93C46 $T_A = 0$ to 70°C , Voltages referenced to V_{SS}
 KM93C46I $T_A = -40$ to 85°C , Voltages referenced to V_{SS}

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Supply Voltage	V_{SS}	0	0	0	V

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Max	Unit
Operating Voltage	V_{CC}		4.5	5.5	V
Operating Current (DC)	I_{CC1}	$V_{CC} = 5.5\text{V}$, $CS = 2.0\text{V}$, $SK = 2.0\text{V}$		1	mA
Operating Current (AC)	I_{CC2}	$V_{CC} = 5.5\text{V}$, $f_{SK} = 1\text{MHz}$		3	mA
Standby Current (TTL)	I_{SB1}	$V_{CC} = 5.5\text{V}$, $CS = 0.8\text{V}$		250	μA
Standby Current (CMOS)	I_{SB2}	$V_{CC} = 5.5\text{V}$, $CS = 0\text{V}$		100	μA
Input Voltage Levels	V_{IL}		-0.3	0.8	V
	V_{IH}		2.0	$V_{CC} + 0.3$	V
Output Voltage Levels	V_{OL}	$I_{OL} = 2.1\text{mA}$		0.4	V
	V_{OH}	$I_{OH} = -400\mu\text{A}$	2.4		V
Input Leakage Current	I_{LI}	$V_{IN} = 5.5\text{V}$		10	μA
Output Leakage Current	I_{LO}	$V_{OUT} = 5.5\text{V}$, $CS = 0\text{V}$		10	μA

INSTRUCTION SET FOR MODE SELECTION

Instruction	SB	OP Code	Address	Data	Comment
READ	1	10	A5A4A3A2A1A0	D_{OUT}	Read register A5A4A3A2A1A0
WRITE	1	01	A5A4A3A2A1A0	D15-D0	Write register A5A4A3A2A1A0
ERASE	1	11	A5A4A3A2A1A0	—	Erase register A5A4A3A2A1A0
EWEN	1	00	11XXXX	—	Erase/Write enable
EWDS	1	00	00XXXX	—	Erase/Write disable
ERAL	1	00	10XXXX	—	Erase all registers
WRAL	1	00	01XXXX	D15-D0	Write all registers

The KM93C46 provides 7 instructions as shown. Note that all the instructions start with a logic "1" start bit, and following 8 bits carry the OP code and the 6-bit address for 1 of 64, 16-bit registers.

AC TEST CONDITIONS

Parameter	Value
Input Pulse Levels	0.45V to 2.4V
Input Rise and Fall Times	20ns
Input and Output Timing measurement Levels	0.8V and 2.0V
Output Load	1 TTL Gate and $C_L = 100\text{pF}$

AC OPERATING CHARACTERISTICS

KM93C46 $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5V \pm 10\%$, unless otherwise noted.

KM93C46I $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 5V \pm 10\%$, unless otherwise noted.

Parameter	Symbol	Test Condition	Min	Max	Unit
SK Frequency	f_{SK}		—	1.0	MHz
SK High Time	t_{SKH}	(Note 1)	500		ns
SK Low Time	t_{SKL}	(Note 1)	250		ns
Chip Select Setup Time	t_{CSS}		50		ns
Chip Select Hold Time	t_{CSH}		0		ns
Data Setup Time	t_{DIS}		150		ns
Data Hold Time	t_{DIH}		150		ns
Output High Delay Time	t_{PD1}	$V_{OL} = 0.8V, V_{OH} = 2.0V$		500	ns
Output Low Delay Time	t_{PD0}	$V_{IL} = 0.45V, V_{IH} = 2.4V$		500	ns
Self-Timed Program Cycle Time	t_{EW}			10	ms
Min CS Low Time	t_{CS}	(Note 2)	250		ns
Rising Edge of CS to Status Valid	t_{SV}			500	ns
Falling Edge of CS to D_{OUT} High-Z	t_{OH}, t_{IH}			100	ns


Note 1: The SK frequency spec, specifies a minimum SK clock period of $1\mu\text{s}$, therefore in a SK clock cycle $t_{SKH} + t_{SKL}$ must be greater than or equal to $1\mu\text{s}$.

e.g., if $t_{SKL} = 250\text{ns}$ then the minimum $t_{SKH} = 750\text{ns}$ in order to meet the SK frequency specification.

Note 2: CS must be brought low for a minimum $250\text{ns}(t_{CS})$ between consecutive instruction cycles.


TIMING DIAGRAMS

SYNCHRONOUS DATA TIMING



TIMING DIAGRAMS (Continued)

INSTRUCTION TIMING



DEVICE OPERATION

The KM93C46 is a 1K bit CMOS serial I/O EEPROM used with microcontrollers for non-volatile memory applications. The on-chip programming voltage generator allows user to use a single 5V power supply. The erase and write cycle of the KM93C46 is self-timed with the ready/ $\overline{\text{busy}}$ status of the chip indicated at the DO pin. All the operations of the chip are preceded by two OP code bits, facilitating inherent protection against false writes. The DO pin is high-Z except for the read period and the ready/ $\overline{\text{busy}}$ indication period to eliminate bus contention.

READ

After a read instruction and address set is received, low to high transition of the SK clock produces output data at DO pin. A dummy bit (logical "0") precedes the 16 bit data output string.

EWEN / EWDS

The KM93C46 is at the erase/write disable (EWDS) state during the power-up period to protect against accidental disturbance. After the power up period, the erase/write operation must be preceded by an erase/write enable (EWEN) operation. The erase/write enable (EWEN) mode is maintained until an erase/write disable (EWDS) operation is executed or V_{CC} is removed from the part. Execution of the READ operation is independent of both EWEN and EWDS instructions.

ERASE

Before a write cycle, an erase cycle need to be operated to reset the EEPROM cells to the "erase" state. The chip starts the self-timed erase cycle by dropping CS low after an erase instruction and address set is input. The chip's ready/ $\overline{\text{busy}}$ status is indicated at the DO pin by bringing CS high during erase cycle.

WRITE

The write operation is started by sequentially loading its instruction, address, and data set. After the last bit of data is input on the DI pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle. Like the erase operation, write cycle has the ready/ $\overline{\text{busy}}$ function.

ERAL (chip erase)

Entire memory array is erased, i.e., logical "1" state, by this chip erase (ERAL) operation. The chip erase cycle is identical to the erase cycle except for different OP code.

WRAL (chip write)


The entire array needs to be erased before this chip write mode operation. Data given during this mode are written to all cells in the corresponding column simultaneously.

READY / $\overline{\text{BUSY}}$


The ready/ $\overline{\text{busy}}$ status of the KM93C46 during all the self-timed programming cycle (erase, write, chip erase, chip write) is indicated at the DO pin. Bringing the CS pin high, after self-timed programming cycle has been initiated, will produce logic '0' at the DO pin if the chip is still programming and a logic '1' if the programming cycle has been completed.

PACKAGE DIMENSIONS


8 PIN PLASTIC DUAL IN LINE PACKAGE



unit; inches (millimeters)



8 PIN PLASTIC SMALL OUT LINE PACKAGE



1K Bit Serial Electrically Erasable PROM

FEATURES

- Operating Temperature Range
 - KM93C46V : Commercial
 - KM93C46VI: Industrial
- Enhanced extended operating voltage: 3.0V~5.5V
- High performance Advanced CMOS Technology
 - Reliable floating gate technology
- 64 × 16 serial read/write memory
- TTL compatible
- Low power dissipation
 - Standby current: 250μA (TTL)
 - Active current: 3mA (TTL)
- Self-timed programming cycle
- Device status signal during programming
- 100,000 Cycle Endurance
- Available in plastic DIP and SOP

GENERAL DESCRIPTION


The KM93C46V is an extended voltage CMOS 1,024 bit nonvolatile, sequential EEPROM. It is fabricated with the well defined floating gate CMOS technology using Fowler-Nordheim tunneling for erasing and programming.

The KM93C46V is organized as 64 registers of 16 bits each, which can be read/written serially by a microprocessor. It operate in a self-timed mode with the DO pin indicating the READY/BUSY status of the device.


The KM93C46V is designed for applications up to 100,000 erase/write cycles per word and over 10 years of data retention.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
N.C.	No Connection
Vcc	Power Supply
GND	Ground

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on any pin relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	Com.	-10 to +125	°C
	Ind.	-65 to +150	°C
Storage Temperature	T _{stg}	-65 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

KM93C46V : Voltage reference to V_{SS}, T_A=0°C to +70°C
 KM93C46VI: Voltage reference to V_{SS}, T_A=-40°C to +85°C

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	3.0	—	5.5	V
Ground	V _{SS}	0	0	0	V

DC CHARACTERISTICS (Recommended operating conditions otherwise noted)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Voltage	V _{CC}		3.0	5.5	V
Operating Current (DC)	I _{CC1}	V _{CC} =5.5V, CS=2.0V, SK=2.0V	—	1	mA
Operating Current (AC)	I _{CC2}	V _{CC} =5.5V, fsk=250KHz	—	3	mA
Standby Current (TTL)	I _{SB1}	4.5≤V _{CC} ≤5.5, CS=0.8V	—	250	μA
Standby Current (CMOS)	I _{SB2}	V _{CC} =5.5V, CS=0V	—	100	μA
Input Voltage Levels	V _{IL}		-0.3	0.8	V
	V _{IH}		2.0	V _{CC} +0.3	V
Output Voltage Levels (4.5≤V _{CC} ≤5.5)	V _{OL1}	I _{OL} =2.1mA	—	0.4	V
	V _{OH1}	I _{OH} =-400μA	2.4	—	V
Output Voltage Levels (3.0V≤V _{CC} ≤4.5)	V _{OL2}	I _{OL} =10μA	—	0.2	V
	V _{OH2}	I _{OH} =-10μA	1.5	—	V
Input Leakage Current	I _{LI}	V _{IN} =5.5V	—	10	μA
Output Leakage Current	I _{LO}	V _{OUT} =5.5, CS=0V	—	10	μA

INDTRUCTION SET FOR MODE SELECTION

Instruction	SB	OP Code	Address	Data	Comment
READ	1	10	A5A4A3A2A1A0	D _{OUT}	Read register A5A4A3A2A1A0
WRITE	1	01	A5A4A3A2A1A0	D ₁₅ -D ₀	Write register A5A4A3A2A1A0
ERASE	1	11	A5A4A3A2A1A0	—	Erase register A5A4A3A2A1A0
EWEN	1	00	11XXXX	—	Erase/Write enable
EWDS	1	00	00XXXX	—	Erase/Write disable
ERAL	1	00	10XXXX	—	Erase all registers
WRAL	1	00	01XXXX	D ₁₅ -D ₀	Write all registers

The KM93C46V provides 7 instructions as shown. Note that all the instructions start with a logic "1" start bit, and following 8 bits carry the OP code and the 6-bit address for 1 of 64, 16-bit registers.

AC TEST CONDITIONS

Parameter		Value
Input Pulse Levels		0.2V to 2.6V
Input Rise and Fall Times		20ns
Timing Measurement Reference Level	Input	0.8V and 2.0V
	Output	0.8V and 1.5V
Output Load		1 TTL GATE and CL=100 pF

AC OPERATING CHARACTERISTICS

KM93C46V : T_A=0°C to +70°C

KM93C46VI: T_A=-40°C to +85°C


2

Parameter	Symbol	Conditions	Min	Max	Unit
SK Frequency		—	0	250	KHz
SK High Time	t _{SKH}	—	1	—	μs
SK Low Time	t _{SKL}	—	1	—	μs
Chip Select Setup Time	t _{CSS}	—	0.2	—	μs
Chip Select Hold Time	t _{CSH}	—	0	—	μs
Data Setup Time	t _{DIS}	—	0.4	—	μs
Data Hold Time	t _{DIH}	—	0.4	—	μs
Output High Delay Time	t _{PD1}	V _{OL} =0.8V, V _{OH} =1.5V	—	2	μs
Output Low Delay Time	t _{PD0}	V _{IL} =0.2V, V _{IH} =2.6V	—	2	μs
Self-Timed Program Cycle Time	t _{E/W1}	4.5 ≤ V _{CC} ≤ 5.5V	—	10	ms
	t _{E/W2}	3.0 ≤ V _{CC} ≤ 4.5	—	15	ms
Min CS Low Time	t _{CS}	—	1	—	μs
Rising Edge of CS to Status Valid	t _{SV}	—	—	1	μs
Falling Edge of CS to D _{OUT} High-Z	t _{OH} , t _{IH}	—	—	0.4	μs

- Notes: 1 The SK frequency spec. specifies a minimum SK clock period of 4μs, therefore in a SK clock t_{SKH}+t_{SKL} must be greater than or equal to 4μs.
 2. CS must be brought low for a minimum 1μs (t_{CS}) between consecutive instruction cycles.


TIMING DIAGRAMS

SYNCHRONOUS DATA TIMING



TIMING DIGRAMS (Continued)

INSTRUCTION TIMING



DEVICE OPERATION

The KM93C46V is a 1K bit CMOS serial I/O EEPROM used with microcontrollers for non-volatile memory applications. The on-chip programming voltage generator allows user to use a 3.0V to 5.5V single power supply. The erase and write cycle of the KM93C46V is self-timed with the $\overline{\text{ready/busy}}$ status of the chip indicated at the DO pin. All the operations of the chip are preceded by two OP code bits, facilitating inherent protection against false writes. The DO pin is high-Z except for the read period and the $\overline{\text{ready/busy}}$ indication period to eliminate bus contention.

READ

After a read instruction and address set is received, low to high transition of the SK clock produces output data at DO pin. A dummy bit (logical "0") precedes the 16 bit data output string.

EWEN/EWDS

The KM93C46V is at the erase/write disable (EWDS) state during the power-up period to protect against accidental disturbance. After the power up period, the erase/write operation must be preceded by an erase/write enable (EWEN) operation. The erase/write enable (EWEN) mode is maintained until a erase/write disable (EWDS) operation is executed or V_{CC} is removed from the part. Execution of the READ operation is independent of both EWEN and EWDS instructions.

ERASE

Before a write cycle, an erase cycle need to be operated to reset the EEPROM cells to the "erase" state. The chip

starts the self-timed erase cycle by dropping CS low after an erase instruction and address set is input. The chip's $\overline{\text{ready/busy}}$ status is indicated at the DO pin by bringing CS high during erase cycle.

WRITE

The write operation is started by sequentially loading its instruction, address, and data set. After the last bit of data is input on the DI pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle. Like the erase operation, write cycle has the $\overline{\text{ready/busy}}$ function.

ERAL (chip erase)

Entire memory array is erased, i.e, logical "1" state, by this chip erase (ERAL) operation. The chip erase cycle is identical to the erase cycle except for different OP code.

WRAL (chip write)



The entire array needs to be erased before this chip write mode operation. Data given during this mode are written to all cells in the corresponding column simultaneously.

READY/BUSY




The $\overline{\text{ready/busy}}$ state of the KM93C46V during all the self-timed programming cycle (erase, write, chip erase, chip write) is indicated at the DO pin. Bringing the CS pin high, after self-timed programming cycle has been initiated, will produce logic '0' at the DO pin if the chip is still programming and a logic '1' if the programming cycle has been completed.

PACKAGE DIMENSIONS
8 PIN PLASTIC DUAL IN LINE PACKAGE

unit; inches (millimeters)



8 PIN PLASTIC SMALL OUT LINE PACKAGE



2K/4K Bit Serial Electrically Erasable PROM

FEATURES

- Single 5 volt supply
- Low power consumption
 - Active: 3 mA (TTL)
 - Standby: 100 μ A (TTL)
- Memory organization:
 - 128 \times 16 bits for KM93C56
 - 256 \times 16 bits for KM93C66
- System Clock Frequency: 1 MHz (max.)
- Self timed write cycle
 - Automatic erase before write
 - R/B status signal during programming
- Reliable CMOS floating-gate technology
 - Endurance : 100,000 cycle/byte
 - Data retention: 10 years

GENERAL DESCRIPTION





The KM93C56/66 is a 5V only 2K/4K bits serial I/O EEPROM and is fabricated with the well defined floating gate CMOS technology using Flower Nordheim tunneling for erasing and programming.

The KM93C56/66 can be organized as 128/256 registers of 16 bits each, which can be read/written serially by a microprocessor.

The KM93C56/66 is designed for applications up to 100,000 erase/write cycles per word and over 10 years of data retention.



FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
N.C.	No Connection
Vcc	Power Supply

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on any pin relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to +125	°C
Storage Temperature	T _{stg}	-65 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Voltage reference to V_{SS}, T_A=0°C to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC OPERATING CHARACTERISTICS

(V_{CC} = 4.5V to 5.5V unless otherwise specified)

Parameter	Symbol	Test Condition	Min	Max	Unit
Operating Voltage	V _{CC}		4.5	5.5	V
Operating Current	DC	I _{CC1} CS = V _{IH} , SK = V _{IH}	—	1	mA
	AC	I _{CC2} CS = V _{IH} , SK = 1.0MHz	—	3	mA
Standby Current	TTL	I _{SB1} V _{CC} = 5.5V, CS = V _{IL}	—	100	μA
	CMOS	I _{SB2} V _{CC} = 5.5V, CS = V _{SS}	—	50	μA
Input Low Voltage Levels	V _{IL}		—	0.8	V
Input High Voltage Levels	V _{IH}		2.0	—	V
Output Voltage Levels	V _{OL}	I _{OL} = 2.1mA	—	0.4	V
	V _{OH}	I _{OH} = -400μA	2.4	—	V
Input Leakage Current	I _{IL}	V _{IN} = 5.5V	—	10	μA
Output Leakage Current	I _{OL}	V _{OUT} = 5.5V, CS = 0V	—	10	μA

INSTRUCTION SET FOR MODE SELECTION

Instruction	SB	OP Code	Address	Data	Comment
READ	1	10	A7A6A5A4A3A2A1A0	D _{OUT}	Read register at specified address
WRITE	1	01	A7A6A5A4A3A2A1A0	D ₁₅ -D ₀	Write the data at specified address
ERASE	1	11	A7A6A5A4A3A2A1A0	—	Erase the data at specified address
EWEN	1	00	11XXXXXX	—	Erase/Write enable
EWDS	1	00	00XXXXXX	—	Erase/Write disable
WRAL	1	00	01XXXXXX	D ₁₅ -D ₀	Write all registers
ERAL	1	00	10XXXXXX	—	Erase all registers

Note: 1. A7 is a "don't care" address for KM93C56.

A.C. TEST CONDITIONS

PARAMETER	VALUE
Input Pulse Level	0.45V to 2.4V
Input Rise and Fall Time	20ns
Output Load	1 TTL Gate and CL=100pF

AC OPERATING CHARACTERISTICS (V_{CC}= 4.5V to 5.5V unless otherwise specified)

Parameter	Symbol	Test Conditions	Limits		Unit
			Min.	Max.	
Maximum clock frequency	f _{CLK}	—	—	1.0	MHz
SK High Time	t _{SKH}	(Note 1)	500	—	ns
SK Low Time	t _{SKL}	(Note 1)	250	—	ns
Minimum CS Low Time	t _{CS}	(Note 2)	250	—	ns
CS Setup Time	t _{CSS}	Relative to SK	50	—	ns
DI Setup Time	t _{DIS}	Relative to SK	50	—	ns
CS Hold Time	t _{CSH}	Relative to SK	0	—	ns
DI Hold Time	t _{DIH}	Relative to SK	100	—	ns
Output delay to data "1"	t _{PD1}	—	—	500	ns
Output Delay to Data "0"	t _{PDO}	—	—	500	ns
CS to Status Valid	t _{SV}	—	—	500	ns
CS to DO in High-Z	t _{DF}	—	—	100	ns
Write Cycle Time	t _{E/W}	—	—	10	ms
Falling Edge of CS to Dout High-Z	t _{OH} , t _{1H}	—	—	100	ns

2


Note 1: The SK spec. specifies a minimum SK clock period of 1 μ s, therefore in a SK clock cycle t_{SKL}+t_{SKH} must be equal or greater than to 1 μ s.

e.g., if t_{SKL}=250 ns then the minimum t_{SKH}=750 ns in order to meet the SK frequency specification.

Note 2: The CS must be brought low for a minimum 250 ns (t_{CS}) between consecutive instruction cycles.


TIMING DIAGRAMS

SYNCHRONOUS DATA TIMING




TIMING DIAGRAMS (Continued)



INSTRUCTION TIMING





* Note: A₇ is a don't care address for KM93C56



* Note: A₇ is a don't care address for KM93C56



* Note: A₇ is a don't care address for KM93C56



INTRODUCTION

The KM93C56/66 is a 2K/4K bit CMOS serial I/O EEPROM used with microcontrollers for non-volatile memory applications. The on chip programming voltage generator allows user to use a single 5.0V power supply. The write cycle of the KM93C56/66 is self timed with the ready/busy status of chip indicated at the DO pin. All the operations of the chip are preceded by two OP code bits, facilitating inherent protection against false writes. The DO pin is a high-Z except for the read period and the ready/busy indication period to eliminate bus contention.

It is possible to connect the DI and DO pins together as a common I/O to further simplify the interface. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the read operation, if A0 is a logic high level. Under such a condition the voltage level seen at DO is undefined and will depend upon the relative impedances of DO and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the DO pin.

DEVICE OPERATION

READ

After a read instruction and address set is received, low to high transition of the SK clock produces output data at DO pin. A dummy bit (logical "0") precedes the 16 bit data output string.

EWEN/EWDS

The KM93C66/56 is at the write disable (EWDS) state during the power-up period to protect against accidental disturbance. After the power-up period, the write operation must be preceded by a write enable (EWEN)

operation. The write enable (EWEN) mode is maintained until a EWDS operation is executed or V_{CC} is removed from the part. Execution of the read operation is independent of both EWEN and EWDS instructions.

WRITE

The write operation is started by sequentially loading its instruction, address and data set. After the last bit of data is input on the DI pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle with auto erase. The chip's ready/busy status is indicated at the DO pin by bringing CS high during write cycle.

ERASE

The erase operation is started by sequentially loading its instruction, address. After the last bit of data is input on the DI pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed erase cycle. The chip's ready/busy status is indicated at the DO pin by bringing CS high during erase cycle.

WRAL



The WRAL instruction is started by sequentially loading its instruction and data set. After the last bit of data is input on the DO pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle with auto chip erase. All cells are written simultaneously with given data.

ERAL




The ERAL instruction is started by sequentially loading its instruction. After the last bit of data is input on the DO pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle. All cells are erased simultaneously.

**PACKAGE DIMENSIONS
8 PIN PLASTIC DUAL IN LINE PACKAGE**

unit; inches (millimeters)



8 PIN PLASTIC SMALL OUT LINE PACKAGE



2K/4K Bit Serial Electrically Erasable PROM

FEATURES

- **Enhanced extended operating voltage:** 2.0V ~ 4.5V
- **Low power consumption**
 - Active: 2 mA (TTL)
 - Standby: 100 μ A (TTL)
- **Memory organization:**
 - 128 \times 16 bits for KM93C56V
 - 256 \times 16 bits for KM93C66V
- **System Clock Frequency:** 1 MHz (max.)
- **Self timed write cycle**
 - Automatic erase before write
 - R/B status signal during programming
- **Reliable CMOS floating-gate technology**
 - Endurance : 100,000 cycle/byte
 - Data retention: 10 years



GENERAL DESCRIPTION

The KM93C56V/66V is a extended voltage 2K/4K bits serial I/O EEPROM and is fabricated with the well defined floating gate CMOS technology using Flower Nordheim tunneling for erasing and programming.

The KM93C56V/66V can be organized as 128/256 registers of 16 bits each, which can be read/written serially by a microprocessor.

The KM93C56V/66V is designed for applications up to 100,000 erase/write cycles per word and over 10 years of data retention.

FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
N.C.	No Connection
Vcc	Power Supply

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on any pin relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to +125	°C
Storage Temperature	T _{stg}	-65 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Voltage reference to V_{SS}, T_A=0°C to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	2.0	3.0	4.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC OPERATING CHARACTERISTICS

(V_{CC} = 2.0V to 4.5V unless otherwise specified)

Parameter	Symbol	Test Condition	Min	Max	Unit	
Operating Voltage	V _{CC}		2.0	4.5	V	
Operating Current	DC	I _{CC1}	CS = V _{IH} , SK = V _{IH}	—	1	mA
	AC	I _{CC2}	CS = V _{IH} , SK = 1.0MHz	—	2	mA
Standby Current	TTL	I _{SB1}	V _{CC} = 4.5V, CS = V _{IL}	—	100	μA
	CMOS	I _{SB2}	V _{CC} = 4.5V, CS = V _{SS}	—	50	μA
Input Low Voltage Levels	V _{IL}		—	0.3	V	
Input High Voltage Levels	V _{IH}		V _{CC} -0.3	—	V	
Output Voltage Levels	V _{OL}	I _{OL} = 10μA	—	0.2	V	
	V _{OH}	I _{OH} = -10μA	V _{CC} -0.2	—	V	
Input Leakage Current	I _{IL}	V _{IN} = 4.5V	—	10	μA	
Output Leakage Current	I _{OL}	V _{OUT} = 4.5V, CS = 0V	—	10	μA	

INSTRUCTION SET FOR MODE SELECTION

Instruction	SB	OP Code	Address	Data	Comment
READ	1	10	A7A6A5A4A3A2A1A0	D _{OUT}	Read register at specified address
WRITE	1	01	A7A6A5A4A3A2A1A0	D ₁₅ -D ₀	Write the data at specified address
ERASE	1	11	A7A6A5A4A3A2A1A0	—	Erase the data at specified address
EWEN	1	00	11XXXXXX	—	Erase/Write enable
EWDS	1	00	00XXXXXX	—	Erase/Write disable
WRAL	1	00	01XXXXXX	D ₁₅ -D ₀	Write all registers
ERAL	1	00	10XXXXXX	—	Erase all registers

Note: 1. A7 is a "don't care" address for KM93C56V.

A.C. TEST CONDITIONS


PARAMETER	VALUE
Input Pulse Level	0.3V to $V_{CC} - 0.3V$
Input Rise and Fall Time	20ns
Output Load	1 TTL Gate and $CL = 100pF$

AC OPERATING CHARACTERISTICS ($V_{CC} = 2.0V$ to $4.5V$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Limits		Unit
			Min.	Max.	
Maximum clock frequency	f_{CLK}	—	—	1.0	MHz
SK High Time	t_{SKH}	(Note 1)	500	—	ns
SK Low Time	t_{SKL}	(Note 1)	250	—	ns
Minimum CS Low Time	t_{CS}	(Note 2)	250	—	ns
CS Setup Time	t_{CSS}	Relative to SK	50	—	ns
DI Setup Time	t_{DIS}	Relative to SK	50	—	ns
CS Hold Time	t_{CSH}	Relative to SK	0	—	ns
DI Hold Time	t_{DIH}	Relative to SK	100	—	ns
Output delay to data "1"	t_{PD1}	—	—	500	ns
Output Delay to Data "0"	t_{PD0}	—	—	500	ns
CS to Status Valid	t_{SV}	—	—	500	ns
CS to DO in High-Z	t_{DF}	—	—	100	ns
Write Cycle Time	$t_{E/W}$	—	—	10	ms
Falling Edge of CS to Dout High-Z	t_{0H}, t_{1H}	—	—	100	ns







Note 1: The SK spec. specifies a minimum SK clock period of 1 μs , therefore in a SK clock cycle $t_{SKL} + t_{SKH}$ must be equal or greater than 1 μs .
e.g., if $t_{SKL} = 250$ ns then the minimum $t_{SKH} = 750$ ns in order to meet the SK frequency specification.
Note 2: The CS must be brought low for a minimum 250 ns (t_{CS}) between consecutive instruction cycles.

TIMING DIAGRAMS
SYNCHRONOUS DATA TIMING



TIMING DIAGRAMS (Continued)

INSTRUCTION TIMING



KM93C56V/KM93C66V**INTRODUCTION**

The KM93C56V/66V is a 2K/4K bit CMOS serial I/O EEPROM used with microcontrollers for non-volatile memory applications. The on chip programming voltage generator allows user to use a 2.0V to 4.5V single power supply. The write cycle of the KM93C56V/66V is self timed with the ready/busy status of chip indicated at the DO pin. All the operations of the chip are preceded by two OP code bits, facilitating inherent protection against false writes. The DO pin is a high-Z except for the read period and the ready/busy indication period to eliminate bus contention.

It is possible to connect the DI and DO pins together as a common I/O to further simplify the interface. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the read operation, if A0 is a logic high level. Under such a condition the voltage level seen at DO is undefined and will depend upon the relative impedances of DO and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the DO pin.

DEVICE OPERATION**READ**

After a read instruction and address set is received, low to high transition of the SK clock produces output data at DO pin. A dummy bit (logical "0") precedes the 16 bit data output string.

EWEN/EWDS

The KM93C66/56 is at the write disable (EWDS) state during the power-up period to protect against accidental disturbance. After the power-up period, the write operation must be preceded by a write enable (EWEN)

operation. The write enable (EWEN) mode is maintained until a EWDS operation is executed or V_{CC} is removed from the part. Execution of the read operation is independent of both EWEN and EWDS instructions.

WRITE

The write operation is started by sequentially loading its instruction, address and data set. After the last bit of data is input on the DI pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle with auto erase. The chip's ready/busy status is indicated at the DO pin by bringing CS high during write cycle.

ERASE

The erase operation is started by sequentially loading its instruction, address. After the last bit of data is input on the DI pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed erase cycle. The chip's ready/busy status is indicated at the DO pin by bringing CS high during erase cycle.

WRAL

The WRAL instruction is started by sequentially loading its instruction and data set. After the last bit of data is input on the DO pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle with auto chip erase. All cells are written simultaneously with given data.

ERAL

The ERAL instruction is started by sequentially loading its instruction. After the last bit of data is input on the DO pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle. All cells are erased simultaneously.

2K/4K Bit Serial Electrically Erasable PROM

FEATURES

- **Single 5 volt supply**
- **Low power consumption**
 - Active: 3 mA (TTL)
 - Standby: 100 μ A (TTL)
- **User selectable memory organization**
 - 256 \times 16 or 512 \times 8 for KM93C67
 - 128 \times 16 or 256 \times 8 for KM93C57
- **System Clock Frequency: 1 MHz (max.)**
 - Automatic erase before write
 - R/B status signal during programming
- **Reliable CMOS floating-gate technology**
 - Endurance : 100,000 cycle/byte
 - Data retention: 10 years

GENERAL DESCRIPTION


The KM93C57/67 is a 5V only 2K/4K bits serial I/O EEPROM and is fabricated with the well defined floating gate CMOS technology using Flower Nordheim tunneling for erasing and programming.

The KM93C57/67 can be organized as 128/256 registers of 16 bits each or as 256/512 registers by 8 bits each, which can be read/written serially by a microprocessor.


The KM93C57/67 is designed for applications up to 100,000 erase/write cycles per word and over 10 years of data retention.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
N.C.	No Connection
ORG*	Memory Organization
Vcc	Power Supply

* Note: When the ORG pin is connected to V_{CC}, X16 organization is selected. And when it is connected to ground, X8 organization is selected. If it is unconnected, then an internal pull-up device will select the X16 organization.

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on any pin relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to +125	°C
Storage Temperature	T _{stg}	-65 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Voltage reference to V_{SS}, T_A=0°C to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC OPERATING CHARACTERISTICS

(V_{CC} = 4.5V to 5.5V unless otherwise specified)

Parameter	Symbol	Test Condition	Min	Max	Unit	
Operating Voltage	V _{CC}		4.5	5.5	V	
Operating Current	DC	I _{CC1}	CS = V _{IH} , SK = V _{IH}	—	1	mA
	AC	I _{CC2}	CS = V _{IH} , SK = 1.0MHz	—	3	mA
Standby Current	TTL	I _{SB1}	V _{CC} = 5.5V, CS = V _{IL}	—	100	μA
	CMOS	I _{SB2}	V _{CC} = 5.5V, CS = V _{SS}	—	50	μA
Input Low Voltage Levels	V _{IL}		—	0.8	V	
Input High Voltage Levels	V _{IH}		2.0	—	V	
Output Voltage Levels	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	
	V _{OH}	I _{OH} = -400μA	2.4	—	V	
Input Leakage Current	I _{IL}	V _{IN} = 5.5V	—	10	μA	
Output Leakage Current	I _{OL}	V _{OUT} = 5.5V, CS = 0V	—	10	μA	

A.C. TEST CONDITIONS

PARAMETER	VALUE
Input Pulse Level	0.45V to 2.4V
Input Rise and Fall Time	20ns
Output Load	1 TTL Gate and $C_L = 100\text{pF}$

AC OPERATING CHARACTERISTICS

($V_{CC} = 4.5\text{V}$ to 5.5V unless otherwise specified)

Parameter	Symbol	Test Conditions	Limits		Unit
			Min.	Max.	
Maximum clock frequency	f_{CLK}	—	—	1.0	MHz
SK High Time	t_{SKH}	(Note 1)	500	—	ns
SK Low Time	t_{SKL}	(Note 1)	250	—	ns
Minimum CS Low Time	t_{CS}	(Note 2)	250	—	ns
CS Setup Time	t_{CSS}	Relative to SK	50	—	ns
DI Setup Time	t_{DIS}	Relative to SK	50	—	ns
CS Hold Time	t_{CSH}	Relative to SK	0	—	ns
DI Hold Time	t_{DIH}	Relative to SK	100	—	ns
Output Delay to Data "1"	t_{PD1}	—	—	500	ns
Output Delay to Data "0"	t_{PD0}	—	—	500	ns
CS to Status Valid	t_{SV}	—	—	500	ns
CS to DO in High-Z	t_{DF}	—	—	100	ns
Write Cycle Time	$t_{E/W}$	—	—	10	ms
Falling Edge of CS to Dout High-Z	t_{0H}, t_{1H}	—	—	100	ns

Note 1: The SK spec. specifies a minimum SK clock period of 1 μs , therefore in a SK clock cycle $t_{SKL} + t_{SKH}$ must be equal or greater than to 1 μs .

e.g., if $t_{SKL} = 250\text{ ns}$ then the minimum $t_{SKH} = 750\text{ ns}$ in order to meet the SK frequency specification.

Note 2: The CS must be brought low for a minimum 250 ns (t_{CS}) between consecutive instruction cycles.




INSTRUCTION SET FOR MODE SELECTION

Instruction	SB	OP Code	Address		Data		Comment
			256 × 16 (128 × 16)	512 × 8 (256 × 8)	256 × 16	512 × 8	
READ	1	10	A7~A0 (A6~A0)	A8~A0 (A7~A0)	D _{OUT} (16 bit)	D _{OUT} (8 bit)	Read register at specified address
WRITE	1	01	A7~A0 (A6~A0)	A8~A0 (A7~A0)	D _{15~D0}	D _{8~D0}	Write the data at specified address
ERASE	1	11	A7~A0 (A6~A0)	A8~A0 (A7~A0)	—	—	Erase the data at specified address
EWEN	1	00	11XXXXXX (11XXXXXX)	11XXXXXX (11XXXXXX)	—	—	Erase/Write enable
EWDS	1	00	00XXXXXX (00XXXXXX)	00XXXXXX (00XXXXXX)	—	—	Erase/Write disable
WRAL	1	00	01XXXXXX (01XXXXXX)	10XXXXXX (01XXXXXX)	D _{15~D0}	D _{8~D0}	Write all registers
ERAL	1	00	10XXXXXX (10XXXXXX)	01XXXXXX (10XXXXXX)	—	—	Erase all registers

Note: '{ }' is applicable to KM93C57

TIMING DIAGRAMS


SYNCHRONOUS DATA TIMING



ORGANIZATION

P/N	Organization	AN	DN
KM93C67	512 × 8	A ₈	D ₇
	256 × 16	A ₇	D ₁₅
KM93C57	256 × 8	A ₇	D ₇
	128 × 16	A ₆	D ₁₅

TIMING DIAGRAMS (Continued)



INTRODUCTION

The KM93C57/67 is a 2K/4K bit CMOS serial I/O EEPROM used with microcontrollers for non-volatile memory applications. The on chip programming voltage generator allows user to use a single 5.0V power supply. The write cycle of the KM93C57/67 is self timed with the ready/busy status of chip indicated at the DO pin. All the operations of the chip are preceded by two OP code bits, facilitating inherent protection against false writes. The DO pin is a high-Z except for the read period and the ready/busy indication period to eliminate bus contention.

It is possible to connect the DI and DO pins together as a common I/O to further simplify the interface. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the read operation, if A0 is a logic high level. Under such a condition the voltage level seen at DO is undefined and will depend upon the relative impedances of DO and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the DO pin.

DEVICE OPERATION

READ

After a read instruction and address set is received, low to high transition of the SK clock produces output data at DO pin. A dummy bit (logical "0") proceeds the 16 bit data output string.

EWEN/EWDS

The KM93C57/67 is at the write disable (EWDS) state during the power-up period to protect against accidental disturbance. After the power-up period, the write operation must be preceded by an write enable (EWEN)

operation. The write enable (EWEN) mode is maintained until a EWDS operation is executed or V_{CC} is removed from the part. Execution of the read operation is independent of both EWEN and EWDS instructions.

WRITE

The write operation is started by sequentially loading its instruction, address and data set. After the last bit of data is input on the DI pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle with auto erase. The chip's ready/busy status is indicated at the DO pin by bringing CS high during write cycle.

ERASE

The erase operation is started by sequentially loading its instruction, address. After the last bit of data is input on the DI pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed erase cycle. The chip's ready/busy status is indicated at the DO pin by bringing CS high during erase cycle.

WRAL



The WRAL instruction is started by sequentially loading its instruction and data set. After the last bit of data is input on the DO pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle with auto-chip-erase. All cells are written simultaneously with given data.

ERAL

The ERAL instruction is started by sequentially loading its instruction. After the last bit of data is input on the DO pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle. All cells are erased simultaneously.



PACKAGE DIMENSIONS
8 PIN PLASTIC DUAL IN LINE PACKAGE

unit; inches (millimeters)



2

8 PIN PLASTIC SMALL OUT LINE PACKAGE



2K/4K Bit Serial Electrically Erasable PROM

FEATURES

- **Enhanced extended operating voltage: 2.0V ~ 4.5V**
- **Low power consumption**
 - Active: 2 mA (TTL)
 - Standby: 100 μ A (TTL)
- **User selectable memory organization**
 - 256 \times 16 or 512 \times 8 for KM93C67 V
 - 128 \times 16 or 256 \times 8 for KM93C57 V
- **System Clock Frequency: 1 MHz (max.)**
 - Automatic erase before write
 - R/B status signal during programming
- **Reliable CMOS floating-gate technology**
 - Endurance : 100,000 cycle/byte
 - Data retention: 10 years


GENERAL DESCRIPTION

The KM93C57V/67V is a extended voltage 2K/4K bits serial I/O EEPROM and is fabricated with the well defined floating gate CMOS technology using Flower Nordheim tunneling for erasing and programming.


The KM93C57V/67V can be organized as 128/256 registers of 16 bits each or as 256/512 registers by 8 bits each, which can be read/written serially by a microprocessor.

The KM93C57V/67V is designed for applications up to 100,000 erase/write cycles per word and over 10 years of data retention.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



*Note: When the ORG pin is connected to V_{CC}, X16 organization is selected. And when it is connected to ground, X8 organization is selected. If it is unconnected, then an internal pull-up device will select the X16 organization.

Pin Name	Pin Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
N.C.	No Connection
ORG*	Memory Organization
V _{CC}	Power Supply

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on any pin relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to +125	°C
Storage Temperature	T _{stg}	-65 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Voltage reference to V_{SS}, T_A=0°C to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	2.0	3.0	4.5	V
Supply Voltage	V _{SS}	0	0	0	V

2

DC OPERATING CHARACTERISTICS

(V_{CC}=2.0V to 4.5V unless otherwise specified)

Parameter	Symbol	Test Condition	Min	Max	Unit
Operating Voltage	V _{CC}		2.0	4.5	V
Operating Current	DC	I _{CC1} CS = V _{IH} , SK = V _{IH}	—	1	mA
	AC	I _{CC2} CS = V _{IH} , SK = 1.0MHz	—	2	mA
Standby Current	TTL	I _{SB1} V _{CC} = 4.5V, CS = V _{IL}	—	100	μA
	CMOS	I _{SB2} V _{CC} = 4.5V, CS = V _{SS}	—	50	μA
Input Low Voltage Levels	V _{IL}		—	0.3	V
Input High Voltage Levels	V _{IH}		V _{CC} -0.3	—	V
Output Voltage Levels	V _{OL}	I _{OL} = 10μA	—	0.2	V
	V _{OH}	I _{OH} = -10μA	V _{CC} -0.2	—	V
Input Leakage Current	I _{IL}	V _{IN} = 4.5V	—	10	μA
Output Leakage Current	I _{OL}	V _{OUT} = 4.5V, CS = 0V	—	10	μA

A.C. TEST CONDITIONS

PARAMETER	VALUE
Input Pulse Level	0.3V to $V_{CC} - 0.3V$
Input Rise and Fall Time	20ns
Output Load	1 TTL Gate and $C_L = 100pF$

AC OPERATING CHARACTERISTICS

($V_{CC} = 2.0V$ to $4.5V$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Limits		Unit
			Min.	Max.	
Maximum clock frequency	f_{CLK}	—	—	1.0	MHz
SK High Time	t_{SKH}	(Note 1)	500	—	ns
SK Low Time	t_{SKL}	(Note 1)	250	—	ns
Minimum CS Low Time	t_{CS}	(Note 2)	250	—	ns
CS Setup Time	t_{CSS}	Relative to SK	50	—	ns
DI Setup Time	t_{DIS}	Relative to SK	50	—	ns
CS Hold Time	t_{CSH}	Relative to SK	0	—	ns
DI Hold Time	t_{DIH}	Relative to SK	100	—	ns
Output Delay to Data "1"	t_{PD1}	—	—	500	ns
Output Delay to Data "0"	t_{PD0}	—	—	500	ns
CS to Status Valid	t_{SV}	—	—	500	ns
CS to DO in High-Z	t_{DF}	—	—	100	ns
Write Cycle Time	$t_{E/W}$	—	—	10	ms
Falling Edge of CS to Dout High-Z	t_{OH}, t_{1H}	—	—	100	ns

Note 1: The SK spec. specifies a minimum SK clock period of 1 μs , therefore in a SK clock cycle $t_{SKL} + t_{SKH}$ must be equal or greater than to 1 μs .

e.g., if $t_{SKL} = 250$ ns then the minimum $t_{SKH} = 750$ ns in order to meet the SK frequency specification.

Note 2: The CS must be brought low for a minimum 250 ns (t_{CS}) between consecutive instruction cycles.


INSTRUCTION SET FOR MODE SELECTION

Instruction	SB	OP Code	Address		Data		Comment
			256 × 16 *(128 × 16)	512 × 8 (256 × 8)	256 × 16	512 × 8	
READ	1	10	A7~A0 (A6~A0)	A8~A0 (A7~A0)	D _{OUT} (16 bit)	D _{OUT} (8 bit)	Read register at specified address
WRITE	1	01	A7~A0 (A6~A0)	A8~A0 (A7~A0)	D ₁₅ ~D ₀	D ₈ ~D ₀	Write the data at specified address
ERASE	1	11	A7~A0 (A6~A0)	A8~A0 (A7~A0)	—	—	Erase the data at specified address
EWEN	1	00	11XXXXXX (11XXXXXX)	11XXXXXX (11XXXXXX)	—	—	Erase/Write enable
EWDS	1	00	00XXXXXX (00XXXXXX)	00XXXXXX (00XXXXXX)	—	—	Erase/Write disable
WRAL	1	00	01XXXXXX (01XXXXXX)	10XXXXXX (01XXXXXX)	D ₁₅ -D ₀	D ₈ ~D ₀	Write all registers
ERAL	1	00	10XXXXXX (10XXXXXX)	01XXXXXX (10XXXXXX)	—	—	Erase all registers

Note: '()' is applicable to KM93C57V

TIMING DIAGRAMS


SYNCHRONOUS DATA TIMING



ORGANIZATION

P/N	Organization	AN	DN
KM93C67V	512 × 8	A ₈	D ₇
	256 × 16	A ₇	D ₁₅
KM93C57V	256 × 8	A ₇	D ₇
	128 × 16	A ₆	D ₁₅

TIMING DIAGRAMS (Continued)



INTRODUCTION

The KM93C57V/67V is a 2K/4K bit CMOS serial I/O EEPROM used with microcontrollers for non-volatile memory applications. The on chip programming voltage generator allows user to use a 2.0V to 4.5V single power supply. The write cycle of the KM93C57V/67V is self timed with the ready/busy status of chip indicated at the DO pin. All the operations of the chip are preceded by two OP code bits, facilitating inherent protection against false writes. The DO pin is a high-Z except for the read period and the ready/busy indication period to eliminate bus contention.

It is possible to connect the DI and DO pins together as a common I/O to further simplify the interface. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the read operation, if A0 is a logic high level. Under such a condition the voltage level seen at DO is undefined and will depend upon the relative impedances of DO and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the DO pin.

DEVICE OPERATION

READ

After a read instruction and address set is received, low to high transition of the SK clock produces output data at DO pin. A dummy bit (logical "0") precedes the 16 bit data output string.

EWEN/EWDS

The KM93C57/67 is at the write disable (EWDS) state during the power-up period to protect against accidental disturbance. After the power-up period, the write operation must be preceded by an write enable (EWEN)

operation. The write enable (EWEN) mode is maintained until a EWDS operation is executed or V_{CC} is removed from the part. Execution of the read operation is independent of both EWEN and EWDS instructions.

WRITE

The write operation is started by sequentially loading its instruction, address and data set. After the last bit of data is input on the DI pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle with auto erase. The chip's ready/busy status is indicated at the DO pin by bringing CS high during write cycle.

ERASE

The erase operation is started by sequentially loading its instruction, address. After the last bit of data is input on the DI pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed erase cycle. The chip's ready/busy status is indicated at the DO pin by bringing CS high during erase cycle.

WRAL



The WRAL instruction is started by sequentially loading its instruction and data set. After the last bit of data is input on the DO pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle with auto-chip-erase. All cells are written simultaneously with given data.

ERAL



The ERAL instruction is started by sequentially loading its instruction. After the last bit of data is input on the DO pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle. All cells are erased simultaneously.

**PACKAGE DIMENSIONS
8 PIN PLASTIC DUAL IN LINE PACKAGE**

unit: inches (millimeters)



8 PIN PLASTIC SMALL OUT LINE PACKAGE



2K/4K Bit Serial Electrically Erasable PROM

FEATURES

- Single 5 volt supply
- Write protection with memory pointer
- Low power consumption
 - Active: 3 mA (TTL)
 - Standby: 100 μ A (TTL)
- Memory organization:
 - 256 \times 16 bits for KM93CS66
 - 128 \times 16 bits for KM93CS56
- System Clock Frequency: 1 MHz (max.)
- Self timed write cycle
 - Automatic erase before write
 - R/B status signal during programming
- Reliable CMOS floating-gate technology
 - Endurance : 100,000 cycle/byte
 - Data retention: 10 years

GENERAL DESCRIPTION


The KM93CS56/66 is a 5V only 2K/4K bits serial I/O EEPROM and is fabricated with the well defined floating gate CMOS technology using Flower Nordheim tunneling for erasing and programming.

The KM93CS56/66 can be organized as 128/256 registers of 16 bits each, which can be read/written serially and provides data security feature with the memory pointer against the data modification. Besides, this memory pointer address can be locked permanently.




The KM93CS56/66 is designed for applications up to 100,000 erase/write cycles per word and over 10 years of data retention.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
PE	Program Enable
PRE	Protect Register Enable
Vcc	Power Supply

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on any pin relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to +125	°C
Storage Temperature	T _{stg}	-65 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Voltage reference to V_{SS}, T_A=0°C to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC OPERATING CHARACTERISTICS

(V_{CC} = 4.5V to 5.5V unless otherwise specified)

Parameter	Symbol	Test Condition	Min	Max	Unit	
Operating Voltage	V _{CC}		4.5	5.5	V	
Operating Current	DC	I _{CC1}	CS = V _{IH} , SK = V _{IH}	—	1	mA
	AC	I _{CC2}	CS = V _{IH} , SK = 1.0MHz	—	3	mA
Standby Current	TTL	I _{SB1}	V _{CC} = 5.5V, CS = V _{IL}	—	100	μA
	CMOS	I _{SB2}	V _{CC} = 5.5V, CS = V _{SS}	—	50	μA
Input Low Voltage Levels	V _{IL}		—	0.8	V	
Input High Voltage Levels	V _{IH}		2.0	—	V	
Output Voltage Levels	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	
	V _{OH}	I _{OH} = -400μA	2.4	—	V	
Input Leakage Current	I _{IL}	V _{IN} = 5.5V	—	10	μA	
Output Leakage Current	I _{OL}	V _{OUT} = 5.5V, CS = 0V	—	10	μA	

A.C. TEST CONDITIONS

PARAMETER	VALUE
Input Pulse Level	0.45V to 2.4V
Input Rise and Fall Time	20ns
Output Load	1 TTL Gate and CL=100pF

AC OPERATING CHARACTERISTICS

(V_{CC} = 4.5V to 5.5V unless otherwise specified)

Parameter	Symbol	Test Conditions	Limits		Unit
			Min.	Max.	
Maximum clock frequency	f _{CLK}	—	—	1.0	MHz
SK High Time	t _{SKH}	(Note 1)	500	—	ns
SK Low Time	t _{SKL}	(Note 1)	250	—	ns
Minimum CS Low Time	t _{CS}	(Note 2)	250	—	ns
CS Setup Time	t _{CSS}	Relative to SK	50	—	ns
PRE Setup Time	t _{PRES}	Relative to SK	50	—	ns
PE Setup Time	t _{PES}	Relative to SK	50	—	ns
DI Setup Time	t _{DIS}	Relative to SK	50	—	ns
CS Hold Time	t _{CSH}	Relative to SK	0	—	ns
PE Hold Time	t _{PEH}	Relative to CS	250	—	ns
PRE Hold Time	t _{PREH}	Relative to SK	0	—	ns
DI Hold Time	t _{DIH}	Relative to SK	100	—	ns
Output Delay to Data "1"	t _{PD1}	—	—	500	ns
Output Delay to Data "0"	t _{PDO}	—	—	500	ns
CS to Status Valid	t _{SV}	—	—	500	ns
CS to DO in Tri-state	t _{DF}	—	—	100	ns
Write Cycle Time	t _{E/W}	—	—	10	ms
Falling Edge of CS to Dout High-Z	t _{OH} , t _{IH}	—	—	100	ns

Note 1: The SK spec. specifies a minimum SK clock period of 1 us, therefore in a SK clock cycle t_{SKL} + t_{SKH} must be equal or greater than to 1 μs.

e.g., if t_{SKL} = 250 ns then the minimum t_{SKH} = 750 ns in order to meet the SK frequency specification.

Note 2: The CS must be brought low for a minimum 250 ns (t_{CS}) between consecutive instruction cycles.


2

INSTRUCTION SET FOR MODE SELECTION


Instruction	SB	OP Code	Address	Data	PRE	PE	Comment
READ	1	10	A7 - A0	DOUT	0	X	Read register starting at specified address
WRITE	1	01	A7 - A0	D ₁₅ -D ₀	0	1	Write data at memory
EWEN	1	00	11XXXXXX	—	0	1	Erase/Write enable
EWDS	1	00	00XXXXXX	—	0	X	Erase/Write disable
WRAL	1	00	01XXXXXX	D ₁₅ -D ₀	0	1	Write all registers
MPRRD	1	10	XXXXXXXX	DOUT	1	X	Read MPR* ¹
MPREN	1	00	11XXXXXX	—	1	1	Enable MPR write related instructions
MPCRCLR	1	11	11111111	—	1	1	Clear the MPR
MPRWRT	1	01	A7 - A0	—	1	1	Write address in MPR*
MPRDS	1	00	00000000	—	1	1	One time only instruction to lock the MPR address permanently

Note: 1. MPR: Memory Pointer Register
2. A7 is a "don't care" address for KM93CS56

TIMING DIAGRAMS
SYNCHRONOUS DATA TIMING




READ (PRE=V_{IL}, PE="Don't Care")




* Note A₇ is a don't care address for KM93CS56

WRITE (PRE=V_{IL})




* Note A₇ is a don't care address for KM93CS56

EWEN (PRE=V_{IL})




EWDS (PRE=V_{IL}, PE="Don't Care")




2


MPRWRT




MPRCLR




MPRDS




WRAL (PRE=V_{IL})



MPPRD (PE="Don't Care")



MPREN



INTRODUCTION

The KM93CS56/66 is a 2K/4K bit CMOS serial I/O EEPROM used with microcontrollers for non-volatile memory applications. The on-chip programming voltage generator allows user to use a single 5.0V power supply. The write cycle of the KM93CS56/66 is self timed with the *ready/busy* status of chip indicated at the DO pin. All the operations of the chip are preceded by two OP code bits, facilitating inherent protection against false writes. The DO pin is a high-Z except for the read period and the *ready/busy* indication period to eliminate bus contention. The KM93CS56/66 offers a data security feature with memory pointer to prevent the protected memory register. Once defined the memory pointer, the memory register is divided into a read/write area and read only area. The addresses equal to or greater than the memory pointer are protected from the Write operation unless clearing the memory pointer register.

It is possible to connect the DI and DO pins together as a common I/O to further simplify the interface. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the read operation, if A0 is a logic high level. Under such a condition the voltage level seen at DO is undefined and will depend upon the relative impedances of DO and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the DO pin.

DEVICE OPERATION READ

After a read instruction and address set is received, low to high transition of the SK clock produces output data at DO pin. A dummy bit (logical "0") proceeds the 16 bit data output string. After 16 bits are clocked out, the device read out the next address automatically. To terminate the read operation CS pin must be toggled high to low.

EWEN/EWDS

The KM93CS56/66 is at the write disable (EWDS) state during the power-up period to protect against accidental disturbance. After the power-up period, the write operation must be preceded by an write enable (EWEN) operation. The write enable (EWEN) mode is maintained until a EWDS operation is executed or V_{CC} is removed from the part. Execution of the read operation is independent of both EWEN and EWDS instructions.

WRITE

The write operation is started by sequentially loading its

instruction, address and data set. After the last bit of data is input on the DI pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle with auto erase. The chip's *ready/busy* status is indicated at the DO pin by bringing CS high during write cycle. During loading the WRITE instruction, the PE pin must be high, however after loading the WRITE instruction, the PE pin becomes "don't care".

WRAL

The WRAL instruction is started by sequentially loading its instruction and data set. After the last bit of data is input on the DO pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle with auto chip erase. All cells are written simultaneously with given data. The WRAL instruction is valid only when the memory pointer register has been cleared by executing a MPRCLR instruction and while loading the WRAL instruction, the PE pin must be held high, however after loading the WRAL instruction, the PE pin becomes "don't care"

MPRRD

The memory pointer register read (MPRRD) instruction outputs serial 8-bit address stored in the memory pointer register on the DO pin. Like the read operation, a dummy bit (logical "0") precedes the 8 bit address string. While loading the MPRRD instruction, PRE pin must be held high.

MPREN

The memory pointer register enable (MPREN) instruction is used to enable the MPRCLR, MPRWRT and MPRDS modes. The device must be in EWEN mode, before MPREN mode is executed. Both the PRE and PE pin must be held high while loading the MPREN instruction, however after loading the instruction, PE and PRE pins become "don't care". Note that MPREN instruction must be immediately preceded before executing a MPRCLR, MPRWRT, or MPRDS instruction.

MPRCLR

The memory pointer clear (MPRCLR) instruction reset the address stored in the memory pointer register. After executing the MPRCLR, the entire memory register can be programmed by using WRITE and WRAL instruction. Both the PRE and PE pin must be held high while loading the MPRCLR instruction. Once enabled this instruction, both the PE and PRE pins become "don't care".

MPRWRT



The memory pointer register write (MPRWRT) instruction program the memory pointer address into the memory pointer register. Once defined the memory pointer address, the memory registers, which has greater than or equal to the memory pointer address, are protected from the data modification. The memory pointer register must be reset before moving the memory pointer address, by executing the MPRCLR instruction. Both the PRE and PE pin must be held high while loading the MPWRT instruction. Once enabled this instruction, both the PE and PRE pins become "don't care"

MPRDS



The memory pointer function disable (MPRDS) instruction is one time only instruction. The MPRWRT, MPRCLR, and MPREN instruction is disabled by executing this instruction. Therefore the address of the memory pointer register is permanently unalterable so that the memory registers whose address is greater than or equal to the memory pointer address, are not afford to modify the data permanently. Both the PRE and PE pin must be held high while loading the MPRCLR instruction. Once enabled this instruction, both the PE and PRE pins become "don't care."

**PACKAGE DIMENSIONS
8 PIN PLASTIC DUAL IN LINE PACKAGE**

unit: inches (millimeters)



8 PIN PLASTIC SMALL OUT LINE PACKAGE



2K x 8 Bit CMOS Electrically Erasable PROM

FEATURES

- **Operating Temperature Range**
 - KM28C16/KM28C17: Commercial
 - KM28C16I/KM28C17I: Industrial
- **Simple Byte Write**
 - Single TTL Level Write Signal
 - Latched Address and Data
 - Automatic Write Timing
 - Automatic Internal Erase-Before-Write
 - Ready/Busy Output Pin (KM28C17)
 - Data-Polling and Verification
- **32-byte page Write 2ms**
 - Effective 62.5μs/byte write
- **Enhanced Write Protection**
- **Single 5 volt Supply**
- **Fast Access Time: 150ns**
- **Power: 100μA—Standby (max)
30mA—Operating (max)**
- **Two Line Control-Eliminates Bus Contention**
- **100,000 Cycle Endurance**
- **JEDEC Byte-wide Memory Pinout**

GENERAL DESCRIPTION


The KM28C16/C17 is a 2,048 x 8 bit Electrically Erasable Programmable Read Only Memory. Its data can be modified using simple TTL level signals and a single 5 volt power supply.

Writing data into the KM28C16/C17 is very simple. The internally self-timed writing cycle latches both address and data to provide a free system bus during the 2ms write period. A 32-byte page write enables an entire chip written in 128ms.


The KM28C16/C17 features Data-polling, which enables the EEPROM to signal the processor that a write operation is complete without requiring the use of any external hardware. The KM28C17 features Read/Busy which is a hardware scheme to signal the status of the write operation and is especially useful in interrupt driven systems.

The KM28C16/C17 is fabricated with the well defined floating-gate CMOS technology using Fowler-Nordheim tunneling for erasing and programming.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₀	Address Inputs
I/O ₀ -I/O ₇	Data Inputs/Outputs
CE	Chip Enable
OE	Output Enable
WE	Write Enable
RDY/BSY	Ready/Busy Output
N.C.	No Connection
V _{CC}	+ 5V
GND	Ground

ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	-0.3 to 7.0	V
Temperature Under Bias	Commercial	-10 to +125	°C
	Industrial	-65 to +150	°C
Storage Temperature	T _{stg}	-65 to +150	°C
Short Circuit Output Current	I _{OS}	5	mA

* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

KM28C16/C17: Voltage reference to V_{SS}, T_A = 0°C to +70°C
 KM28C16I/C17I: Voltage reference to V_{SS}, T_A = -40°C to +85°C

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	I _{CC}	$\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$ All I/O's = OPEN All Addresses* (note 1)	—	30	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$ All I/O's = OPEN	—	1	mA
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC} - 0.2$ All I/O's = OPEN	—	100	μA
Input Leakage Current	I _{LI}	V _{IN} = 0 to 5.5V	—	10	μA
Output Leakage Current	I _{LO}	V _{OUT} = 0 to 5.5V	—	10	μA
Input High Voltage, all Inputs	V _{IH}		2.0	V _{CC} + 0.3	V
Input Low Voltage, all Inputs	V _{IL}		-0.3	0.8	V
Output High Voltage Level	V _{OH}	I _{OH} = -400μA	2.4	—	V
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V
Write Inhibit V _{CC} Level	V _{WI}		3.0	—	V

* Note 1. All addresses toggling from V_{IL} to V_{IH} at 6.7MHz

CAPACITANCE (T_A = 25°C, V_{CC} = 5V, f = 1.0 MHz)

Parameter	Symbol	Conditions	Min	Max	Unit
Input/Output Capacitance	C _{IO}	V _{IO} = 0V	—	8	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	8	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

\overline{CE}	\overline{OE}	\overline{WE}	Mode	I/O	Power
L	L	H	Read	D _{OUT}	Active
L	H	L	Write	D _{IN}	Active
L	L	H	DATA-Polling	I/O ₇ = $\overline{D_7}$	Active
H	X	X	Standby & Write Inhibit	High-Z	Standby
X	L	X	Write Inhibit	—	—
X	X	H	Write Inhibit	—	—



AC CHARACTERISTICS

KM28C16/C17: T_A = 0°C to +70°C, V_{CC} = 5V ± 10%, unless otherwise noted.

KM28C16I/C17I: T_A = -40°C to +85°C, V_{CC} = 5V ± 10%, unless otherwise noted.

TEST CONDITIONS

Parameter	Value
Input Pulse Levels	0.45V to 2.4V
Input Rise and Fall Times	20ns
Input and Output Timing measurement Levels	0.8V and 2.0V
Output Load	1 TTL Gate and C _L = 100pF

READ CYCLE

Parameter	Symbol	KM28C16-15		KM28C16-20 KM28C16I-20 KM28C17-20 KM28C17I-20		KM28C16-25 KM28C16I-25 KM28C17-25 KM28C17I-25		Unit
		Min	Max	Min	Max	Min	Max	
		Read Cycle Time	t _{RC}	150		200		
Chip Enable Access Time	t _{CE}		150		200		250	ns
Address Access Time	t _{AA}		150		200		250	ns
Output Enable Access Time	t _{OE}		60		80		100	ns
Output or Chip Disable to Output High-Z	t _{DF}	0	50	0	50	0	50	ns
Output Hold from Address Change	t _{OH}	10		10		10		ns


WRITE CYCLE

Parameter		Symbol	Min	Max	Unit
Write Cycle Time	Commercial	t_{WC}	2		ms
	Industrial		5		ms
Address Set-Up Time		t_{AS}	0		ns
Address Hold Time		t_{AH}	80		ns
Write Set-Up Time		t_{CS}	0		ns
Write Hold Time		t_{CH}	0		ns
\overline{CE} Pulse Width		t_{CW}	100		ns
Output Enable Set-Up Time		t_{OES}	10		ns
Output Enable Hold Time		t_{OEH}	10		ns
\overline{WE} Pulse Width		t_{WP}	100		ns
Data Set-Up Time		t_{DS}	50		ns
Data Hold Time		t_{DH}	10		ns
Time to Device Busy		t_{DB}		100	ns
Busy to Write Recovery Time		t_{BWR}	50		ns
Byte Load Cycle Time		t_{BLC}	0.2	100	μ s
Last Byte Loaded to \overline{Data} Polling		t_{LP}		200	ns

Note: The timer for t_{BLC} is reset at a falling edge of \overline{WE} and restarts at a rising edge of \overline{WE} .


TIMING DIAGRAMS

READ CYCLE $\overline{WE} = V_{IH}$




TIMING DIAGRAMS (Continued)

WE CONTROLLED WRITE CYCLE




CE CONTROLLED WRITE




2

TIMING DIAGRAMS (Continued)

PAGE MODE WRITE (\overline{WE} CONTROLLED WRITE CYCLE)



PAGE MODE WRITE (\overline{CE} CONTROLLED WRITE CYCLE)



*NOTE 1. I/O₇ Outputs \overline{DINn} when the chip is read.
I/O₀-I/O₆ have high impedance.

DEVICE OPERATION

READ

Reading data from the KM28C16/C17 is similar to reading data from a SRAM. A read cycle occurs when \overline{WE} is high and \overline{CE} and \overline{OE} are low. If either \overline{CE} or \overline{OE} goes high the read cycle is terminated. This two line control eliminates bus contention in a system environment. The Data I/O pins are in the high impedance state whenever \overline{OE} or \overline{CE} is high.

WRITE

Writing data into the KM28C16/C17 is easy. Only a single 5V supply and TTL level signals are required. The on-chip data latches, address latches, high voltage generator, and fully self-timed control logic make writing as easy as writing to a SRAM.

**** BYTE WRITE MODE ****

The byte write of the KM28C16/C17 is only a part of the page write. A single byte data loading followed by a t_{BLC} time-out and by a nonvolatile write cycle will complete a byte mode write. In this mode, the write is exactly identical to that of the KM28C16/C17.

**** PAGE WRITE MODE ****

The KM28C16/C17 allows up to 32 bytes to be written in a single page write cycle. A page write cycle consists of a data loading period, in which from 1 to 32 bytes of data are loaded into the KM28C16/C17 internal registers and a nonvolatile write period, in which the loaded data in the registers are written to the EEPROM cells of the selected page.

Data is loaded into the KM28C16/C17 by sequentially pulsing \overline{WE} with \overline{CE} low and \overline{OE} high. For each addressed location in the page, address is latched on the falling edge of \overline{WE} and data is latched on the rising edge of \overline{WE} . The data can be loaded in any "Y" address (A_0 - A_4) order (i.e. data need not be loaded into consecutive locations in memory in anypage) and can be renewed in a data loading period.

Since the timer for loading the data (t_{BLC}) is reset at the falling edge of \overline{WE} and starts at every rising edge of \overline{WE} , the only requirement on \overline{WE} to continue loading the data is that the interval between \overline{WE} pulses does not exceed the maximum t_{BLC} (100 μ s). If \overline{OE} goes low during the data loading period, further attempt to load the data will be ignored because the external \overline{WE} signal is blocked by the \overline{OE} signal internally. Consequently, the t_{BLC} timer is not reset by the external \overline{WE} pulse if \overline{OE} is low.

The page address for the nonvolatile write is the "X" address (A_5 - A_{10}) latched on the last \overline{WE} . The nonvolatile write period consists of an erase cycle and a program cycle. During the erase cycle, the existing data of the locations being addressed are erased. The new data latched at the register are written into the locations during the program cycle. Note that only the addressed locations in a page are rewritten during a page write cycle.

The KM28C16/C17 also supports a \overline{CE} controlled write cycle. That means \overline{CE} can be used to latch the address and data as well as \overline{WE} .

STANDBY

Power consumption is reduced to less than 100 μ A by deselecting the device with a high input on \overline{CE} . Whenever \overline{CE} is high, the device is in the standby mode and I/O₀-I/O₇ are in the high impedance state, regardless of the state of \overline{OE} or \overline{WE} .

DATA PROTECTION

Features have been designed into the KM28C16/C17 to prevent unwanted write cycles during power supply transitions and system noise periods.

The KM28C16/C17 has a protection feature against \overline{WE} noises: a \overline{WE} noise, the width shorter than 20ns (typ.) will not start any unwanted write cycle.

Write cycles are also inhibited when V_{CC} is less than $V_{W1} = 3.0$ volts, the write inhibits V_{CC} level.

During power-up, the KM28C16/C17 automatically prevents any write operation for a period of 2ms (typ.) after V_{CC} reaches the V_{W1} level. This will provide the system with sufficient time to bring \overline{WE} and \overline{CE} to a high level before a write can occur. Read cycles can be executed during this initialization period. Holding either \overline{OE} low or \overline{WE} high or \overline{CE} high during power-on and power-off will inhibit inadvertent writes.

DATA POLLING

The KM28C16/C17 features Data-Polling at I/O₇ to detect the completion of a write cycle using a simple read and compare operation. Such a scheme does not require any external hardware. Reading the device at any time during a write operation will produce, at I/O₇, an inverted value of the last data loaded in to the EEPROM (I/O₀-I/O₆ are at the high impedance state). True data will be produced at all I/O's once the write cycle has been completed.

DEVICE OPERATION (Continued)

READY/BUSY

The KM28C17 has a Ready/Busy output on pin 1 that indicates when the write cycle is complete. The pin is normally high except when a write cycle is in progress, in which case the pin is low. The Ready/Busy output is configured as an open-drain driver thereby allowing two or more Ready/Busy outputs to be OR-tied. This pin requires an appropriate pull-up resistor for proper operation. The pull-up resistor value maybe calculated as follows.

$$R_P = \frac{V_{CC(max)} - V_{OL(max)}}{I_{OL} + \Sigma I_L} = \frac{5.1V}{2.1mA + \Sigma I_L}$$

where ΣI_L is the sum of the input currents of all devices tied to the Ready/Busy pin.




ENDURANCE AND DATA RETENTION

KM28C16/C17 is designed for applications requiring up to 100,000 write cycles per EEPROM byte and ten years of data retention. This means that each byte may be reliably written 100,000 times without degrading device operation, and that the data in the byte will remain valid after its last write operation for ten years with or without power applied.

PACKAGE DIMENSIONS


24 LEAD PLASTIC DUAL IN LINE PACKAGE

Units: Inches (millimeters)




PACKAGE DIMENSIONS (Continued)
28 LEAD PLASTIC DUAL IN LINE PACKAGE

Units: Inches (millimeters)



2

32 PIN PLASTIC LEADED CHIP CARRIER



8K × 8 Bit CMOS Electrically Erasable PROM

FEATURES

- **Operating Temperature Range**
 - KM28C64A/65A: Commercial
 - KM28C64AI/65AI: Industrial
- **Simple Byte Write & Page Write**
 - Single TTL Level Write Signal
 - Internal Address and Data Latch
 - Automatic Internal Erase-Before-Write
 - Ready/Busy Output Pin (KM28C65A)
- **Fast Write Cycle Time**
 - 64-Byte Page Write Operation
 - 5ms Byte and Page Write Cycle Time
 - Complete Memory Rewrite: 0.7 seconds
- **Data-Polling and Toggle bit for End of Write Detection**
- **Single 5 volt Supply**
- **Fast Access Time: 150ns**
- **Power: 100μA—Standby (max.)**
40mA—Operating (max.)
- **Hardware and Software Data Protection**
- **Reliable CMOS Floating-Gate Technology**
 - Endurance: 100,000 Cycle
 - Data Retention: 10 years
- **JEDEC Byte-wide Memory Pinout**

GENERAL DESCRIPTION




The KM28C64A/65A is a 8,192×8 bit Electrically Erasable Programmable Read Only Memory. It is fabricated with the floating-gate CMOS technology using Fowler-Nordheim tunneling for erasing and programming.

Writing data into the KM28C64A/65A is very simple. The internally self-timed writing cycle latches both address and data to provide a free system bus during the 5ms write period. A 64-byte page write enables an entire chip written in 0.7 seconds.

The KM28C64A/65A also features $\overline{\text{Data}}$ -polling and a Toggle bit schemes that signal the processor the early completion of a write cycle without requiring any external hardware. The KM28C65A features Read/Busy which is a hardware scheme to signal the status of the write operation and is especially useful in interrupt driven systems.

The KM28C64A/65A is designed for applications up to 100,000 write cycles per byte. Its on-chip Error Checking and Correction scheme improves the endurance to over 100,000 write cycles.

FUNCTIONAL BLOCK DIAGRAM PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₂	Address Inputs
I/O ₀ -I/O ₇	Data Inputs/Outputs
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}$	Output Enable
$\overline{\text{WE}}$	Write Enable
RDY/BSY	Ready/Busy Output
N.C.	No Connection
V _{CC}	+5V
GND	Ground

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on any pin relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	Com.	-10 to +125	°C
	Ind.	-65 to +150	°C
Storage Temperature	T _{stg}	-65 to +150	°C
Short Circuit Output Current	I _{OS}	5	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

RECOMMENDED OPERATING CONDITIONS

KM28C64A/65A : Voltage reference to V_{SS}, T_A=0°C to +70°C
 KM28C64Al/65Al : Voltage reference to V_{SS}, T_A=-40°C to +85°C

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	I _{CC}	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH},$ all I/O's open (Note 1)	—	40	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH},$ all I/O's = open	—	1	mA
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC} - 0.2,$ all I/O's = open	—	100	μA
Input Leakage Current	I _{LI}	V _{IN} = 0 to 5.5V	—	10	μA
Output Leakage Current	I _{LO}	V _{OUT} = 0 to 5.5V	—	10	μA
Input High Voltage, all Inputs	V _{IH}		2.0	V _{CC} + 0.3	V
Input Low Voltage, all Inputs	V _{IL}		-0.3	0.8	V
Output High Voltage Level	V _{OH}	I _{OH} = -400μA	2.4	—	V
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V
Write Inhibit V _{CC} Level	V _{WI}		3.0	—	V

Note 1: All address toggling from V_{IL} to V_{IH} at 8.4MHz.

CAPACITANCE (T_A=25°C, f=1.0 MHz)

Item	Symbol	Conditions	Min	Max	Unit
Input/Output Capacitance	C _{I/O}	V _{IL} =0V	—	10	pF
Input Capacitance	C _{IN}	V _{IN} =0V	—	6	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

\overline{CE}	\overline{OE}	\overline{WE}	Mode	I/O	Power
L	L	H	Read	D _{OUT}	Active
L	H	L	Write	D _{IN}	Active
L	L	H	Data Polling	I/O ₇ = $\overline{D_7}$	Active
			Toggle Bit	I/O ₆	Active
H	X	X	Standby and Write Inhibit	High-Z	Standby
X	L	X	Write Inhibit	—	—
X	X	H	Write Inhibit	—	—

AC CHARACTERISTICS

KM28C64A/65A : T_A=0°C to +70°C V_{CC}=5V±10%, unless otherwise noted

KM28C64A/65A: T_A=-40°C to +85°C V_{CC}=5V±10%, unless otherwise noted

TEST CONDITIONS

Parameter	Value
Input Pulse Levels	0.45V to 2.4V
Input Rise and Fall Times	20ns
Input and Output Timing measurement Levels	0.8V and 2.0V
Output Load	1 TTL Gate and C _L =100pF

READ CYCLE

Parameter	Symbol	KM28C64A-12		KM28C64A-15		KM28C64A-20		KM28C64A-25		Unit
		KM28C65A-12		KM28C65A-15		KM28C65A-20		KM28C65A-25		
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	120		150		200		250		ns
Chip Enable Access Time	t _{CE}		120		150		200		250	ns
Address Access Time	t _{AA}		120		150		200		250	ns
Output Enable Access Time	t _{OE}		60		80		100		120	ns
Output or Chip Disable to Output High-Z	t _{DF}	0	50	0	50	0	50	0	50	ns
Output Hold from Address Change	t _{OH}	0		0		0		0		ns


WRITE CYCLE

Parameter	Symbol	Min	Max	Unit
Write Cycle Time	t _{wc}	5		ms
Address Set-Up Time	t _{AS}	0		ns
Address Hold Time	t _{AH}	80		ns
Write Set-Up Time	t _{CS}	0		ns
Write Hold Time	t _{CH}	0		ns
\overline{CE} Pulse Width	t _{cw}	100		ns
Output Enable Set-Up Time	t _{oES}	10		ns
Output Enable Hold Time	t _{oEH}	10		ns
\overline{WE} Pulse Width	t _{wP}	100		ns
Data Set-Up Time	t _{dS}	50		ns
Data Hold Time	t _{dH}	0		ns
Time to Device Busy	t _{dB}		100	ns
Busy to Write Recovery Time	t _{BWR}	50		ns
Byte Load Cycle Time	t _{BLC}	0.2	150	μ s
Last Byte Loaded to \overline{Data} Polling	t _{LP}		200	ns


Note: The timer for t_{BLC} is reset at a falling edge of \overline{WE} and restarts at rising edge of \overline{WE} .

TIMING DIAGRAM


READ CYCLE ($\overline{WE}=V_{IH}$)



TIMING DIAGRAM (Continued)
WE CONTROLLED WRITE CYCLE




\overline{CE} CONTROLLED WRITE CYCLE




TIMING DIAGRAMS (Continued)

PAGE MODE WRITE (\overline{WE} CONTROLLED WRITE CYCLE)




PAGE MODE WRITE (\overline{OE} CONTROLLED WRITE CYCLE)




* NOTE: I/O_7 output \overline{DIN}_N when the chip is read.
 I/O_6 is toggling between "1" and "0" when the chip is successively read.

TIMING DIAGRAMS (Continued)

DATA POLLING CYCLE



TOGGLE BIT CYCLE



* During the write cycle, I/O₆ will toggle between "1" and "0".

DEVICE OPERATION

READ

Reading data from the KM28C64A/65A is similar to reading data from a SRAM. A read cycle occurs when \overline{WE} is high and \overline{CE} and \overline{OE} are low. If either \overline{CE} or \overline{OE} goes high the read cycle is terminated. This two line control eliminates bus contention in a system environment. The DATA I/O pins are in the high impedance state whenever \overline{OE} or \overline{CE} is high.

WRITE

Writing data into the KM28C64A/65A is easy. Only a single 5V supply and TTL level signals are required. The on-chip data latches, address latches, high voltage generator, and fully self-timed control logic make writing as easy as writing to a SRAM.

**** BYTE WRITE MODE ****

The byte write mode of the KM28C64A/65A is only a part of the page write mode. A single byte data loading followed by a t_{BLC} time-out and by a nonvolatile write cycle will complete a byte mode write.

**** PAGE WRITE MODE ****

The KM28C64A/65A allows up to 64 bytes to be written in a single page write cycle. A page write cycle consists of a data loading period, in which from 1 to 64 bytes of data are loaded into the KM28C64A/65A internal registers and a nonvolatile write period, in which the loaded data in the registers are written to the EEPROM cells of the selected page.

Data is loaded into the KM28C64A/65A by sequentially pulsing \overline{WE} with \overline{CE} low and \overline{OE} high. For each addressed location in the page, address is latched on the falling edge of the \overline{WE} and data is latched on the rising edge of the \overline{WE} . The data can be loaded in any "Y" address (A_0-A_5) order (i.e. data need not be loaded into consecutive locations in memory in anypage) and can be renewed in a data loading period.

Since the timer for the data loading (t_{BLC}) is reset at the falling edge of \overline{WE} and starts at every rising edge of \overline{WE} , the only requirement on \overline{WE} to continue loading the data is that the interval between \overline{WE} pulses does not exceed the maximum t_{BLC} (150 μ s). If \overline{OE} goes low during the data loading period, further attempt to load the data will be ignored because the external \overline{WE} signal is blocked by \overline{OE} signal internally. Consequently, the t_{BLC} timer is not reset by the external \overline{WE} pulse if \overline{OE} is low. The nonvolatile write starts if \overline{WE} stays high for at least t_{BLC} maximum (150 μ s) after the last \overline{WE} low to high transition. The page address for the nonvolatile write is the "X" ad-

dress (A6-A12) latched on the last \overline{WE} . The nonvolatile write period consists of an erase cycle and a program cycle. During the erase cycle, the existing data of the locations being addressed are erased. The new data latched at the register are written into the location during the program cycle. Note that only the addressed location in a page are rewritten during a page write cycle.

The KM28C64A/65A also supports \overline{CE} controlled write cycle. That means \overline{CE} can be used to latch address and data as well as \overline{WE} .

STANDBY

Power consumption is reduced to less than 100 μ A by deselecting the device with a high input on \overline{CE} . Whenever \overline{CE} is high, the device is in the standby mode and I/O₀-I/O₇ are in the high impedance state, regardless of the state of \overline{OE} or \overline{WE} .

DATA PROTECTION

Features have been designed into the KM28C64A/65A to prevent unwanted write cycles during power supply transitions and system noise periods.

The KM28C64A/65A has a protection feature against \overline{WE} noises; a \overline{WE} noise the width shorter than 20ns (typ.) will not start any unwanted write cycle. Write cycles are also inhibited when V_{CC} is less than $V_{WI}=3.0$ volts, the write inhibits V_{CC} level. During power-up, the KM28C64A/65A automatically prevents any write operation for a period of 5ms (typ.) after V_{CC} reaches the V_{WI} level. This will provide the system with sufficient time to bring \overline{WE} and \overline{CE} to a high level before a write can occur. Read cycles can be executed during this initialization period. Holding either \overline{OE} low or \overline{WE} high or \overline{CE} high during power-on and power-off will inhibit inadvertent writes.

**** SOFTWARE DATA PROTECTION ****

The KM28C64A/65A has the JEDEC standard software data protection scheme for enhanced protection of stored data. The scheme does not affect normal write operation if it is not enabled through a SDP enable software algorithm, followed by a write or page write operation. Once the protection mode is enabled, the KM28C64A/65A will not write any data if the SDP enable software algorithm is not proceeded. The data protection function can be disabled by execution a SDP disable software algorithm. All the data and address timings for the SDP enable and disable are identical to those of a page write cycle.

DEVICE OPERATION (Continued)**WRITE COMPLETION INDICATORS***** $\overline{\text{DATA}}$ POLLING ***

The KM28C64A/65A features $\overline{\text{DATA}}$ -Polling at I/O₇ to detect the completion of a write cycle using a simple read and compare operation. Such a scheme does not require any external hardware. During the write period, any attempt to read the EEPROM will produce, at I/O₇, an inverted inverted value of the last data loaded into the EEPROM. True data will be produced at all I/O's once the write cycle has been completed.

*** TOGGLE BIT ***

The KM28C64A/65A also provides toggle bit at I/O₆ to determine the end of a write cycle. During the write cycle, subsequent attempts to read the EEPROM will toggle I/O₆ between "1" and "0". Once the write cycle is complete, the toggling will stop and valid data will be read.

*** $\overline{\text{READY/BUSY}}$ ***

The KM28C65A has a $\overline{\text{Ready/Busy}}$ output on pin 1 that indicates when the write cycle is complete. The pin is

normally high except when a write cycle is in progress, in which case the pin is low. The $\overline{\text{Ready/Busy}}$ output is configured as an open-drain driver there-by allowing two or more $\overline{\text{Ready/Busy}}$ output to be OR-tied. This pin requires an appropriate pull-up resistor for proper operation. The pull-up resistor value maybe calculated as follows.

$$R_P = \frac{V_{CC(\max)} - V_{OL(\max)}}{I_{OL} + I_L} = \frac{5.1V}{2.1mA + I_L}$$


where ΣI_L is the sum of the input currents of all devices tied to the $\overline{\text{Ready/Busy}}$ pin.

ENDURANCE AND DATA RETENTION

KM28C64A/65A is designed for applications requiring up to 100,000 write cycles per EEPROM byte and ten years of data retention. This means that each byte may be reliably written 100,000 times without degrading device operation. The device also features an on-chip Error Checking and Correction scheme that can detect and correct any single bit failure in a byte, and hence, significant improvements in the endurance and data retention characteristics are achieved.


SOFTWARE DATA PROTECTION ALGORITHM*1

SDP Enable Sequence



* Write mode enabled


SDP Disable Sequence




- Note: 1. Data Format: I/O₇-I/O₀ (HEX)
 Address Format: A₁₂-A₀ (HEX)
 2. 1 to 64 byte of data may be loaded in random order.
 3. Write protection state will be activated after twc even if no data is writtern.
 4. Write protection state will be deactivated after.

TIMING DIAGRAM OF SOFTWARE DATA PROTECTION

SDP Enable Timing SEQUENCE



SDP Disable Timing SEQUENCE




* $\leq t_{BLC} \text{ max.}$

Note 1: 1 to 64 byte of data maybe loaded in random order.


PACKAGE DIMENSIONS (Continued)
28 LEAD PLASTIC DUAL IN LINE PACKAGE

Units: Inches (millimeters)



2

32 PIN PLASTIC LEADED CHIP CARRIER



32K x 8 Bit CMOS Electrically Erasable PROM

FEATURES

- Operating Temperature Range
 - KM28C256: Commercial
 - KM28C256I: Industrial
- Simple Byte Write & Page Write
 - Single TTL Level Write Signal
 - Internal Address and Data Latch
 - Automatic Write Timing
 - Automatic Internal Erase-Before-Write
- Fast Write Cycle Time
 - 64-byte Page Write Operation
 - 5ms Byte and Page Write Cycle Time
 - Complete Memory Rewrite: 2.5 seconds
- Data Polling and Toggle bit for End of Write Detection
- Single 5 volt Supply
- Fast Access Time: 150ns
- Power: 100 μ A—Standby (max.)
60mA—Operating (max.)
- Hardware and Software Data Protection
- Reliable CMOS Floating—Gate Technology
 - Endurance: 100,000
 - Data Retention: 10 years
- JEDEC Approved Byte-Wide Pinout

GENERAL DESCRIPTION


The KM28C256 is a 32,768 x 8 bit Electrically Erasable Programmable Read Only Memory. It is fabricated with the floating-gate CMOS technology using Fowler-Nordheim tunneling for erasing and programming.

Writing data into the KM28C256 is very simple. The internally self-timed writing cycle latches both address and data to provide a free system bus during the 5ms write period. A 64-byte page write enables an entire chip written in 2.5 seconds.


The KM28C256 also features Data polling and Toggle bit schemes that signal the processor the early completion of a write cycle without requiring any external hardware.

The KM28C256 is designed for applications up to 100,000 write cycles per byte. Its on-chip Error Checking and Correction scheme improves the endurance to over 100,000 write cycles.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₄	Address Inputs
I/O ₀ -I/O ₇	Data Inputs/Outputs
CE	Chip Enable
OE	Output Enable
WE	Write Enable
N.C.	No Connection
V _{CC}	+ 5V
GND	Ground

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_{IN}	- 0.3 to 7.0	V
Temperature Under Bias	Commercial	- 10 to +125	°C
	Industrial	- 65 to +150	°C
Storage Temperature	T_{stg}	- 65 to +150	°C
Short Circuit Output Current	I_{OS}	5	mA

* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



RECOMMENDED OPERATING CONDITIONS

KM28C256: Voltage reference to V_{SS} , $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$
 KM28C256I: Voltage reference to V_{SS} , $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Supply Voltage	V_{SS}	0	0	0	V

DC OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	I_{CC}	$\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$, all I/O's = open all addresses* (Note 1)	—	60	mA
Standby Current (TTL)	I_{SB1}	$\overline{CE} = V_{IH}$, all I/O's = open	—	1	mA
Standby Current (CMOS)	I_{SB2}	$\overline{CE} = V_{CC} - 0.2$, all I/O's = open	—	100	μA
Input Leakage Current	I_{LI}	$V_{IN} = 0$ to 5.5V	—	10	μA
Output Leakage Current	I_{LO}	$V_{OUT} = 0$ to 5.5V	—	10	μA
Input High Voltage, all Inputs	V_{IH}		2.0	$V_{CC} + 0.3$	V
Input Low Voltage, all Inputs	V_{IL}		- 0.3	0.8	V
Output High Voltage Level	V_{OH}	$I_{OH} = -400\mu\text{A}$	2.4	—	V
Output Low Voltage Level	V_{OL}	$I_{OL} = 2.1\text{mA}$	—	0.4	V
Write Inhibit V_{CC} Level	V_{WI}		3.0	—	V

* Note 1. All addresses toggling from V_{IL} to V_{IH} at 6.7MHz

CAPACITANCE ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V}$, $f = 1.0\text{ MHz}$)

Parameter	Symbol	Conditions	Min	Max	Unit
Input/Output Capacitance	$C_{I/O}$	$V_{I/O} = 0\text{V}$	—	10	pF
Input Capacitance	C_{IN}	$V_{IN} = 0\text{V}$	—	6	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	Mode	I/O	Power
L	L	H	Read	D_{OUT}	Active
L	H	L	Write	D_{IN}	Active
L	L	H	Data-Polling	$I/O_7 = \overline{D}_7$	Active
			Toggle Bit	I/O_6	Active
H	X	X	Standby & Write Inhibit	High-Z	Standby
X	L	X	Write Inhibit	—	—
X	X	H	Write Inhibit	—	—

AC CHARACTERISTICS

KM28C256: $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, unless otherwise noted.

KM28C256I: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, unless otherwise noted.

TEST CONDITIONS

Parameter	Value
Input Pulse Levels	0.45V to 2.4V
Input Rise and Fall Times	20 ns
Input and Output Timing measurement Levels	0.8V and 2.0V
Output Load	1 TTL Gate and $C_L = 100\text{pF}$

READ CYCLE

Parameter	Symbol	KM28C256-15 KM28C256I-15		KM28C256-20 KM28C256I-20		KM28C256-25 KM28C256I-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	150		200		250		ns
Chip Enable Access Time	t_{CE}		150		200		250	ns
Address Access Time	t_{AA}		150		200		250	ns
Output Enable Access Time	t_{OE}		80		100		120	ns
Output or Chip Disable to Output High-Z	t_{DF}	0	50	0	50	0	50	ns
Output Hold from Address Change	t_{OH}	0		0		0		ns


WRITE CYCLE

Parameter	Symbol	Min	Max	Unit
Write Cycle Time	t_{WC}	5		ms
Address Set-Up Time	t_{AS}	0		ns
Address Hold Time	t_{AH}	80		ns
Write Set-Up Time	t_{CS}	0		ns
Write Hold Time	t_{CH}	0		ns
\overline{CE} Pulse Width	t_{CW}	100		ns
Output Enable Set-Up Time	t_{OES}	10		ns
Output Enable Hold Time	t_{OEH}	10		ns
\overline{WE} Pulse Width	t_{WP}	100		ns
Data Set-Up Time	t_{DS}	50		ns
Data Hold Time	t_{DH}	0		ns
Byte Load Cycle Time	t_{BLC}	0.2	150	μ s
Last Byte Loaded to Data Polling	t_{LP}		200	ns

Note: The timer for t_{BLC} is reset at a falling edge of \overline{WE} and starts at a rising edge of \overline{WE} .


TIMING DIAGRAMS

READ CYCLE $\overline{WE} = V_{IH}$




TIMING DIAGRAMS (Continued)

WE CONTROLLED WRITE CYCLE




CE CONTROLLED WRITE CYCLE




TIMING DIAGRAMS (Continued)

PAGE MODE WRITE (\overline{WE} CONTROLLED WRITE CYCLE)



2


PAGE MODE WRITE (\overline{CE} CONTROLLED WRITE CYCLE)




*NOTE 1. I/O₇ Outputs $\overline{D_{INn}}$ when the chip is read.
I/O₆ is toggling between "1" and "0" when the chip is successively read

TIMING DIAGRAMS (Continued)

DATA POLLING CYCLE



TOGGLE BIT CYCLE



*During the write cycle, I/O6 will toggle between '1' and '0'

DEVICE OPERATION

READ

Reading data from the KM28C256 is similar to reading data from a SRAM. A read cycle occurs when \overline{WE} is high and \overline{CE} and \overline{OE} are low. If either \overline{CE} or \overline{OE} goes high the read cycle is terminated. This two line control eliminates bus contention in a system environment. The Data I/O pins are in the high impedance state whenever \overline{OE} or \overline{CE} is high.

STANDBY

Power consumption is reduced to less than 100 μ A by deselecting the device with a high input on \overline{CE} . Whenever \overline{CE} is high, the device is in the standby mode and I/O₀-I/O₇ are in the high impedance state, regardless of the state of \overline{OE} or \overline{WE} .

WRITE

Writing data into the KM28C256 is easy. Only a single 5V supply and TTL level signals are required. The on-chip data latches, address latches, high voltage generator, and fully self-timed control logic make writing as easy as writing to a SRAM.

**** BYTE WRITE MODE ****

The byte write of the KM28C256 is only a part of the page write. A single byte data loading followed by a t_{BLC} time-out and by a nonvolatile write cycle will complete a byte mode write.

**** PAGE WRITE MODE ****

The KM28C256 allows up to 64 bytes to be written in a single page write cycle. A page write cycle consists of a data loading period, in which from 1 to 64 bytes of data are loaded into the KM28C256 internal registers and a nonvolatile write period, in which the loaded data in the registers is written to the EEPROM cells of the selected page.

Data is loaded into the KM28C256 by sequentially pulsing \overline{WE} with \overline{CE} low and \overline{OE} high. For each addressed location in the page, address is latched on the falling edge of \overline{WE} and data is latched on the rising edge of \overline{WE} . The data can be loaded in any "Y" address (A_0 - A_5) order (i.e. data need not be loaded into consecutive locations in memory in anypage) and can be renewed in a data loading period.

Since the timer for loading the data (t_{BLC}) is reset at the falling edge of \overline{WE} and starts at every rising edge of \overline{WE} , the only requirement on \overline{WE} to continue loading the data is that the interval between \overline{WE} pulses does not exceed the maximum t_{BLC} (150 μ s). If \overline{OE} goes low during the data loading period, further attempt to load the data will be ignored because the external \overline{WE} signal is blocked by the \overline{OE} signal internally. Consequently, the t_{BLC} timer is not reset by the external \overline{WE} pulse if \overline{OE} is low.

The nonvolatile write starts if \overline{WE} stays high for at least t_{BLC} maximum (150 μ s) after the last \overline{WE} low to high transition. The page address for the nonvolatile write is the "X" address (A_6 - A_{14}) latched on the last \overline{WE} . The nonvolatile write period consists of an erase period and a program cycle. During the erase period, the existing data of the locations being addressed are erased. The new data latched at the register are written into the locations during the program cycle. Note that only the addressed locations in a page are rewritten during a page write cycle.

The KM28C256 also supports a \overline{CE} controlled write cycle. That means \overline{CE} can be used to latch the address and data as well as \overline{WE} .

DATA PROTECTION

Features have been designed into the KM28C256 to prevent unwanted write cycles during power supply transitions and system noise periods.

The KM28C256 has a protection feature against \overline{WE} noises; a \overline{WE} noise the width of which shorter than 20ns (typ.) will not start any unwanted write cycle. Write cycles are also inhibited when V_{CC} is less than $V_{WI} = 3.0$ volts, the write inhibit V_{CC} level. During power-up, the KM28C256 automatically prevents any write operation for a period of 5ms (min.) after V_{CC} reaches the V_{WI} level. This will provide the system with sufficient time to bring \overline{WE} and \overline{CE} to a high level before a write can occur. Read cycles can be executed during this initialization period. Holding either \overline{OE} low or \overline{WE} high or \overline{CE} high during power-on and power-off will inhibit inadvertent writes.

**** SOFTWARE DATA PROTECTION ****

The KM28C256 has the JEDEC standard software data protection scheme for enhanced protection of stored data. The scheme does not affect normal write operations if it is not enabled through a SDP enable software algorithm. The protection mode can be enabled by executing a short SDP enable software algorithm, followed by a write operation, either a single byte write or page write operation. Once the protection mode is enabled, the KM28C256 will not write any data if the SDP enable software algorithm is not preceded. The data protection function can be disabled by executing a SDP disable software algorithm. All the data and address timings for the SDP enable and disable are identical to those of a page write cycle.

DEVICE OPERATION (Continued)

WRITE COMPLETION INDICATORS

**** DATA POLLING ****

The KM28C256 features DATA-Polling at I/O₇ to detect the completion of a write cycle using a simple read and compare operation. Such a scheme does not require any external hardware. During the write period, any attempt to read the EEPROM will produce, at I/O₇, an inverted value of the last data loaded into the EEPROM. True data will be produced at all I/O's, once the write cycle has been completed.

**** TOGGLE BIT ****

The KM28C256 also provides a toggle bit at I/O₆ to determine the end of a write cycle. During the write cy-


cle, successive attempts to read the EEPROM will toggle I/O₆ between '1' and '0'. Once the write cycle is complete, the toggling will stop and valid data will be read.

ENDURANCE AND DATA RETENTION

The KM28C256 is designed for applications requiring up to 100,000 write cycles per byte and ten years of data retention. This means that each byte can be reliably written 100,000 times without degrading device operation. The device also features an on-chip Error Checking and Correction scheme that can detect and correct any single bit failure in a byte, and hence, significant improvements in the endurance and data retention characteristics are achieved.


SOFTWARE DATA PROTECTION ALGORITHM*1

SDP Enable Sequence



*Write mode enabled


SDP Disable Sequence




- Notes
1. Data Format: I/O₇-I/O₀ (HEX)
Address Format: A₁₄-A₀ (HEX)
 2. 1 to 64-byte of data may be loaded in random order.
 3. Write protection state will be activated after t_{WC} even if no data is written.
 4. Write protection state will be deactivated after t_{WC} even if no data is written.

TIMING DIAGRAM OF SOFTWARE DATA PROTECTION

SDP Enable Timing SEQUENCE



SDP Disable Timing SEQUENCE




* $\leq t_{BLC} \text{ max.}$


Note 1 to 64 byte of data may be loaded in random order.

PACKAGE DIMENSIONS (Continued)
28 LEAD PLASTIC DUAL IN LINE PACKAGE

Units: Inches (millimeters)



32 PIN PLASTIC LEADED CHIP CARRIER



KM28C256A

32K × 8 Bit CMOS Electrically Erasable PROM

FEATURES

- **Operating Temperature Range**
 - KM28C256A: Commercial
 - KM28C256A1: Industrial
- **Simple Byte Write & Page Write**
 - Single TTL Level Write Signal
 - Internal Address and Data Latch
 - Automatic Write Timing
 - Automatic Internal Erase-Before-Write
- **Fast Write Cycle Time**
 - 64-byte Page Write Operation
 - 5ms Byte and Page Write Cycle Time
 - Complete Memory Rewrite: 2.5 seconds
- **Data Polling and Toggle bit for End of Write Detection**
- **Single 5 volt Supply**
- **Fast Access Time: 120ns**
- **Power: 100 μ A—Standby (max.)
60mA—Operating (max.)**
- **Hardware and Software Data Protection**
- **Reliable CMOS Floating—Gate Technology**
 - Endurance: 100,000
 - Data Retention: 10 years
- **JEDEC Approved Byte-Wide Pinout**

GENERAL DESCRIPTION


The KM28C256A is a 32,768 × 8 bit Electrically Erasable Programmable Read Only Memory. It is fabricated with the floating-gate CMOS technology using Fowler-Nordheim tunneling for erasing and programming.

Writing data into the KM28C256A is very simple. The internally self-timed writing cycle latches both address and data to provide a free system bus during the 5ms write period. A 64-byte page write enables an entire chip written in 2.5 seconds.


The KM28C256A also features Data polling and Toggle bit schemes that signal the processor the early completion of a write cycle without requiring any external hardware.

The KM28C256A is designed for applications up to 100,000 write cycles per byte. Its on-chip Error Checking and Correction scheme improves the endurance to over 100,000 write cycles.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₄	Address Inputs
I/O ₀ -I/O ₇	Data Inputs/Outputs
\overline{CE}	Chip Enable
\overline{OE}	Output Enable
\overline{WE}	Write Enable
N.C.	No Connection
V _{CC}	+ 5V
GND	Ground



ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_{IN}	-0.3 to 7.0	V
Temperature Under Bias	Commercial	-10 to +125	°C
	Industrial	-65 to +150	°C
Storage Temperature	T_{stg}	-65 to +150	°C
Short Circuit Output Current	I_{OS}	5	mA

* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

KM28C256A: Voltage reference to V_{SS} , $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$

KM28C256Al: Voltage reference to V_{SS} , $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Supply Voltage	V_{SS}	0	0	0	V

DC OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	I_{CC}	$\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$, all I/O's = open all addresses* (Note 1)	—	60	mA
Standby Current (TTL)	I_{SB1}	$\overline{CE} = V_{IH}$, all I/O's = open	—	1	mA
Standby Current (CMOS)	I_{SB2}	$\overline{CE} = V_{CC} - 0.2$, all I/O's = open	—	100	μA
Input Leakage Current	I_{LI}	$V_{IN} = 0$ to 5.5V	—	10	μA
Output Leakage Current	I_{LO}	$V_{OUT} = 0$ to 5.5V	—	10	μA
Input High Voltage, all Inputs	V_{IH}		2.0	$V_{CC} + 0.3$	V
Input Low Voltage, all Inputs	V_{IL}		-0.3	0.8	V
Output High Voltage Level	V_{OH}	$I_{OH} = -400\mu\text{A}$	2.4	—	V
Output Low Voltage Level	V_{OL}	$I_{OL} = 2.1\text{mA}$	—	0.4	V
Write Inhibit V_{CC} Level	V_{WI}		3.0	—	V

* Note 1. All addresses toggling from V_{IL} to V_{IH} at 8.4MHz

CAPACITANCE ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V}$, $f = 1.0\text{ MHz}$)

Parameter	Symbol	Conditions	Min	Max	Unit
Input/Output Capacitance	$C_{I/O}$	$V_{I/O} = 0\text{V}$	—	10	pF
Input Capacitance	C_{IN}	$V_{IN} = 0\text{V}$	—	6	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	Mode	I/O	Power
L	L	H	Read	D_{OUT}	Active
L	H	L	Write	D_{IN}	Active
L	L	H	Data-Polling	$I/O_7 = \overline{D}_7$	Active
			Toggle Bit	I/O_6	Active
H	X	X	Standby & Write Inhibit	High-Z	Standby
X	L	X	Write Inhibit	—	—
X	X	H	Write Inhibit	—	—

AC CHARACTERISTICS

KM28C256A: $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, unless otherwise noted.

KM28C256AI: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, unless otherwise noted.

TEST CONDITIONS

Parameter	Value
Input Pulse Levels	0.45V to 2.4V
Input Rise and Fall Times	20 ns
Input and Output Timing measurement Levels	0.8V and 2.0V
Output Load	1 TTL Gate and $C_L = 100\text{pF}$

READ CYCLE

Parameter	Symbol	KM28C256A-12 KM28C256AI-12		KM28C256A-15 KM28C256AI-15		KM28C256A-20 KM28C256AI-20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	120		150		200		ns
Chip Enable Access Time	t_{CE}		120		150		200	ns
Address Access Time	t_{AA}		120		150		200	ns
Output Enable Access Time	t_{OE}		50		60		80	ns
Output or Chip Disable to Output High-Z	t_{DF}	0	50	0	50	0	50	ns
Output Hold from Address Change	t_{OH}	0		0		0		ns


WRITE CYCLE

Parameter	Symbol	Min	Max	Unit
Write Cycle Time	t_{WC}	5		ms
Address Set-Up Time	t_{AS}	0		ns
Address Hold Time	t_{AH}	80		ns
Write Set-Up Time	t_{CS}	0		ns
Write Hold Time	t_{CH}	0		ns
\overline{CE} Pulse Width	t_{CW}	100		ns
Output Enable Set-Up Time	t_{OES}	10		ns
Output Enable Hold Time	t_{OEH}	10		ns
\overline{WE} Pulse Width	t_{WP}	100		ns
Data Set-Up Time	t_{DS}	50		ns
Data Hold Time	t_{DH}	0		ns
Byte Load Cycle Time	t_{BLC}	0.2	150	μ s
Last Byte Loaded to \overline{Data} Polling	t_{LP}		200	ns

Note: The timer for t_{BLC} is reset at a falling edge of \overline{WE} and starts at a rising edge of \overline{WE} .


TIMING DIAGRAMS

READ CYCLE $\overline{WE} = V_{IH}$




TIMING DIAGRAMS (Continued)

$\overline{\text{WE}}$ CONTROLLED WRITE CYCLE




2

$\overline{\text{CE}}$ CONTROLLED WRITE CYCLE




TIMING DIAGRAMS (Continued)

PAGE MODE WRITE (WE CONTROLLED WRITE CYCLE)




PAGE MODE WRITE (CE CONTROLLED WRITE CYCLE)



*NOTE 1. I/O₇ Outputs \overline{D}_{INn} when the chip is read.
I/O₆ is toggling between "1" and "0" when
the chip is successively read


TIMING DIAGRAMS (Continued)

DATA POLLING CYCLE



2

TOGGLE BIT CYCLE



*During the write cycle, I/O6 will toggle between '1' and '0'

KM28C256A

DEVICE OPERATION

READ

Reading data from the KM28C256A is similar to reading data from a SRAM. A read cycle occurs when \overline{WE} is high and \overline{CE} and \overline{OE} are low. If either \overline{CE} or \overline{OE} goes high the read cycle is terminated. This two line control eliminates bus contention in a system environment. The Data I/O pins are in the high impedance state whenever \overline{OE} or \overline{CE} is high.

STANDBY

Power consumption is reduced to less than 100 μ A by deselecting the device with a high input on \overline{CE} . Whenever \overline{CE} is high, the device is in the standby mode and I/O₀-I/O₇ are in the high impedance state, regardless of the state of \overline{OE} or \overline{WE} .

WRITE

Writing data into the KM28C256 is easy. Only a single 5V supply and TTL level signals are required. The on-chip data latches, address latches, high voltage generator, and fully self-timed control logic make writing as easy as writing to a SRAM.

**** BYTE WRITE MODE ****

The byte write of the KM28C256A is only a part of the page write. A single byte data loading followed by a t_{BLC} time-out and by a nonvolatile write cycle will complete a byte mode write.

**** PAGE WRITE MODE ****

The KM28C256A allows up to 64 bytes to be written in a single page write cycle. A page write cycle consists of a data loading period, in which from 1 to 64 bytes of data are loaded into the KM28C256A internal registers and a nonvolatile write period, in which the loaded data in the registers is written to the EEPROM cells of the selected page.

Data is loaded into the KM28C256A by sequentially pulsing \overline{WE} with \overline{CE} low and \overline{OE} high. For each addressed location in the page, address is latched on the falling edge of \overline{WE} and data is latched on the rising edge of \overline{WE} . The data can be loaded in any "Y" address (A_0 - A_5) order (i.e. data need not be loaded into consecutive locations in memory in anypage) and can be renewed in a data loading period.

Since the timer for loading the data (t_{BLC}) is reset at the falling edge of \overline{WE} and starts at every rising edge of \overline{WE} , the only requirement on \overline{WE} to continue loading the data is that the interval between \overline{WE} pulses does not exceed the maximum t_{BLC} (150 μ s). If \overline{OE} goes low during the data loading period, further attempt to load the data will be ignored because the external \overline{WE} signal is blocked by the \overline{OE} signal internally. Consequently, the t_{BLC} timer is not reset by the external \overline{WE} pulse if \overline{OE} is low.

The nonvolatile write starts if \overline{WE} stays high for at least t_{BLC} maximum (150 μ s) after the last \overline{WE} low to high transition. The page address for the nonvolatile write is the "X" address (A_6 - A_{14}) latched on the last \overline{WE} . The nonvolatile write period consists of an erase period and a program cycle. During the erase period, the existing data of the locations being addressed are erased. The new data latched at the register are written into the locations during the program cycle. Note that only the addressed locations in a page are rewritten during a page write cycle.

The KM28C256A also supports a \overline{CE} controlled write cycle. That means \overline{CE} can be used to latch the address and data as well as \overline{WE} .

DATA PROTECTION

Features have been designed into the KM28C256 to prevent unwanted write cycles during power supply transitions and system noise periods.

The KM28C256A has a protection feature against \overline{WE} noises; a \overline{WE} noise the width of which shorter than 20ns (typ.) will not start any unwanted write cycle. Write cycles are also inhibited when V_{CC} is less than V_{WI} = 3.0 volts, the write inhibit V_{CC} level. During power-up, the KM28C256 automatically prevents any write operation for a period of 5ms (min.) after V_{CC} reaches the V_{WI} level. This will provide the system with sufficient time to bring \overline{WE} and \overline{CE} to a high level before a write can occur. Read cycles can be executed during this initialization period. Holding either \overline{OE} low or \overline{WE} high or \overline{CE} high during power-on and power-off will inhibit inadvertent writes.

**** SOFTWARE DATA PROTECTION ****

The KM28C256A has the JEDEC standard software data protection scheme for enhanced protection of stored data. The scheme does not affect normal write operations if it is not enabled through a SDP enable software algorithm. The protection mode can be enabled by executing a short SDP enable software algorithm, followed by a write operation, either a single byte write or page write operation. Once the protection mode is enabled, the KM28C256A will not write any data if the SDP enable software algorithm is not preceded. The data protection function can be disabled by executing a SDP disable software algorithm. All the data and address timings for the SDP enable and disable are identical to those of a page write cycle.

DEVICE OPERATION (Continued)

WRITE COMPLETION INDICATORS

**** DATA POLLING ****

The KM28C256A features DATA-Polling at I/O₇ to detect the completion of a write cycle using a simple read and compare operation. Such a scheme does not require any external hardware. During the write period, any attempt to read the EEPROM will produce, at I/O₇, an inverted value of the last data loaded into the EEPROM. True data will be produced at all I/O's, once the write cycle has been completed.

**** TOGGLE BIT ****

The KM28C256A also provides a toggle bit at I/O₆ to determine the end of a write cycle. During the write cy-

cle, successive attempts to read the EEPROM will toggle I/O₆ between '1' and '0'. Once the write cycle is complete, the toggling will stop and valid data will be read.


ENDURANCE AND DATA RETENTION

The KM28C256A is designed for applications requiring up to 100,000 write cycles per byte and ten years of data retention. This means that each byte can be reliably written 100,000 times without degrading device operation. The device also features an on-chip Error Checking and Correction scheme that can detect and correct any single bit failure in a byte, and hence, significant improvements in the endurance and data retention characteristics are achieved.




SOFTWARE DATA PROTECTION ALGORITHM *1

SDP Enable Sequence




SDP Disable Sequence




- Notes
1. Data Format: I/O₇-I/O₀ (HEX)
Address Format: A₁₄-A₀ (HEX)
 2. 1 to 64-byte of data may be loaded in random order.
 3. Write protection state will be activated after t_{wc} even if no data is written.
 4. Write protection state will be deactivated after t_{wc} even if no data is written.

TIMING DIAGRAM OF SOFTWARE DATA PROTECTION

SDP Enable Timing SEQUENCE




SDP Disable Timing SEQUENCE




* $\leq t_{BLC} \text{ max.}$

Note 1 to 64 byte of data may be loaded in random order.

PACKAGE DIMENSIONS (Continued)
28 LEAD PLASTIC DUAL IN LINE PACKAGE



32 PIN PLASTIC LEADED CHIP CARRIER



2

KM29C010

128K x 8 Bit CMOS Electrically Erasable PROM

FEATURES

- **Fast Read Access Time: 120ns**
- **Single 5 Voltage Supply**
- **128 Byte Page Write Operation**
 - Single TTL Level Write Signal
 - Latched Address and Data
 - Automatic Write Timing
 - Automatic Page Erase Before Write
- **Fast Write Cycle Time**
 - Page Write Time: 10ms
 - Chip Erase Time: 10ms
- **Low Power Dissipation**
 - 100µA: Standby (max)
 - 60mA: Operating (max)
- **Hardware and Software Data Protection**
- **Data Polling and Toggle Bit**
- **Reliable CMOS Floating-Gate Technology**
 - Endurance: 100,000
 - Data Retention: 10 Years
- **JEDEC Standard Byte-wide Pinout**
 - 32-Pin DIP/PLCC/TSOP1


GENERAL DESCRIPTION

The KM29C010 is a 131,072 x 8 bit Flash-like electrically erasable programmable read only memory. It is fabricated with the floating-gate CMOS technology using Fowler-Nordheim tunneling for erasing and programming.



Writing data into the KM29C010 is very simple. Writing the KM29C010 is performed on a page basis; 128 bytes of data are loaded into the page buffer and then simultaneously written into the array.

The KM29C010 features Data polling and Toggle bit schemes that signal the processor an early completion of a write cycle without requiring any external hardware.


BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₆	Address Inputs
I/O ₀ -I/O ₇	Data Inputs/Outputs
CE	Chip Enable
OE	Output Enable
WE	Write Enable
N.C.	No Connection
V _{CC}	+5V
GND	Ground



ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to +125	°C
Storage Temperature	T _{stg}	-65 to +150	°C
Short Circuit Output Current	I _{OS}	5	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Note: Voltage reference to V_{SS}, T_A=0°C to +70°C

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	I _{CC}	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH},$ all I/O's open (Note 1)	—	60	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH},$ all I/O's = open	—	1	mA
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC} - 0.2,$ all I/O's = open	—	100	μA
Input Leakage Current	I _{LI}	V _{IN} = 0 to 5.5V	—	10	μA
Output Leakage Current	I _{LO}	V _{OUT} = 0 to 5.5V	—	10	μA
Input High Voltage, all Inputs	V _{IH}		2.0	V _{CC} + 0.3	V
Input Low Voltage, all Inputs	V _{IL}		-0.3*	0.8	V
Output High Voltage Level	V _{OH}	I _{OH} = -400μA	2.4	—	V
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V

- * Note 1. All addresses toggling from V_{IL} to V_{IH} at 8.4MHz.
- 2. Programmable Write Inhibit V_{CC} Level (V_{WI}), V_{WI} = 3.0V (Typ.)
- 3. V_{IL}(min) = -3.0V for ≤10ns Pulse.

CAPACITANCE (T_A=25°C, V_{CC}=5V, f=1.0 MHz)

Parameter	Symbol	Conditions	Min	Max	Unit
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	—	6	pF
Input Capacitance	C _{IN}	V _{IN} =0V	—	6	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE	OE	WE	Mode	I/O	Power
L	L	H	Read	D _{OUT}	Active
L	H	L	Write	D _{IN}	Active
L	L	H	DATA-Polling	I/O ₇ =D ₇	Active
H	X	X	Standby & Write Inhibit	High-Z	Standby
L	L	H	Toggle Bit	I/O ₆	Active
X	L	X	Write Inhibit	—	—
X	X	H	Write Inhibit	—	—

AC CHARACTERISTICS

Note: T_A=0°C to 70°C, V_{CC}=5V±10%, unless otherwise noted.

Parameter	Value
Input Pulse Levels	0.45V to 2.4V
Input Rise and Fall Times	20ns
Input and Output Timing measurement Levels	0.8V and 2.0V
Output Load	1 TTL Gate and C _L =100pF

READ CYCLE

Parameter	Symbol	KM29C010-12		KM29C010-15		KM29C010-20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	120	—	150	—	200	—	ns
Chip Enable Access Time	t _{CE}	—	120	—	150	—	200	ns
Address Access Time	t _{AA}	—	120	—	150	—	200	ns
Output Enable Access Time	t _{OE}	—	50	—	60	—	80	ns
Output or Chip Disable to Output High-Z	t _{DF}	0	40	0	50	0	60	ns
Output Hold from Address Change, Chip Disable	t _{OH}	0	—	0	—	0	—	ns


WRITE CYCLE

Parameter	Symbol	Min	Max	Unit
Write Cycle Time	t_{WC}	10	—	ms
Address Set-Up Time	t_{AS}	0	—	ns
Address Hold Time	t_{AH}	80	—	ns
Write Set-Up Time	t_{CS}	0	—	ns
Write Hold Time	t_{CH}	0	—	ns
\overline{CE} Pulse Width	t_{CW}	100	—	ns
Output Enable Set-Up Time	t_{OES}	10	—	ns
Output Enable Hold Time	t_{OEH}	10	—	ns
\overline{WE} Pulse Width	t_{WP}	100	—	ns
Data Set-Up Time	t_{DS}	50	—	ns
Data Hold Time	t_{DH}	0	—	ns
Byte Load Cycle Time	t_{BLC}	0.2	150	μ s
Last Byte Loaded to Data Polling	t_{LP}		200	ns


Note: The timer for t_{BLC} is reset at a falling edge of \overline{WE} and starts at a rising edge of \overline{WE} .

TIMING DIAGRAMS


READ CYCLE ($\overline{WE}=V_{IH}$)



TIMING DIAGRAM (Continued)
PAGE PROGRAM CYCLE (WE Controlled Write Cycle)




PAGE PROGRAM CYCLE (\overline{CE} Controlled Write Cycle)




TIMING DIAGRAMS (Continued)

DATA POLLING CYCLE



TOGGLE BIT CYCLE



* During the write cycle, I/O₆ will toggle between '1' and '0'

DEVICE OPERATION

READ

Reading data from the KM29C010 is similar to reading data from a SRAM. Read cycle occurs when \overline{WE} is high and \overline{CE} and \overline{OE} are low. If either \overline{CE} or \overline{OE} goes high a read cycle is terminated. This two line control eliminates bus contention in a system environment. The Data I/O pins are in the high impedance state whenever \overline{OE} or \overline{CE} is high.

STANDBY

Current consumption is reduced to less than 100 μ A by deselecting the device with a high input on \overline{CE} . Whenever \overline{CE} is high, the device is in the standby mode and I/O₀~I/O₇ are in the high impedance state, regardless of the state of \overline{OE} or \overline{WE} .

DATA LOADING

A byte load is performed by applying a low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low and \overline{OE} high. On each \overline{WE} , address is latched on the falling edge of the \overline{WE} and data is latched on the rising edge of the \overline{WE} . The data can be loaded in any "Y" address (A₀~A₆) order and can be renewed in a data loading period.

PAGE WRITE

The KM29C010 is renewed on a page basis. If a byte of data within a page is to be changed, data for the entire page must be loaded into the device. Any byte that is not loaded during the write of its page will be erased to read data FFh. Once the bytes of a page are loaded into the device, they are simultaneously written during the internal write period. After the first byte data have been loaded into the device, successive bytes are entered in the same manner.

The nonvolatile write starts if \overline{WE} stay high for the least t_{BLC} maximum (150 μ s) after the last \overline{WE} low to high transition. The page address for the nonvolatile write is the "X" address (A₇~A₁₆) latched on the last \overline{WE} . The nonvolatile write period consists of an erase period and a program cycle. During the erase period, the existing data of the locations being addressed during the loading period are erased. The new data latched at the register are written into the locations during the program cycle. Note that only the addressed locations in a page are rewritten during a page.

The KM29C010 also supports \overline{CE} controlled write cycle. That means \overline{CE} can be used to latch address and data as well as \overline{WE} .

DATA PROTECTION

Features have been designed into the KM29C010 to prevent unwanted write cycles during power supply transitions and system noise periods.

The KM29C010 has a protection feature against \overline{WE} noises; a \overline{WE} noise the width of which shorter than 20ns (typ.) will not start any unwanted write cycle. Write cycles are also inhibited when V_{CC} is less than V_{WI}, the write inhibit V_{CC} level. During power-up, the KM29C010 automatically prevents any write operation for a period of 5ms (max.) after V_{CC} reaches the V_{WI} level. This will protect the chip from a false write during power up transition. Read cycles can be executed during this initialization period. Holding either \overline{OE} low or \overline{WE} high or \overline{CE} high during power-on and power-off will inhibit from inadvertent writings.

** SOFTWARE DATA PROTECTION **

The KM29C010 has the JEDEC standard software data protection scheme for enhanced protection of stored data.

The scheme does not affect normal write operation if it is not enabled through a SDP enable software algorithm. The protection mode can be enabled by executing short SDP enable software algorithm, followed by a page write operation. Once the protection mode is enabled, the KM29C010 will not write any data if the SDP enable software algorithm is not preceded. The data protection function can be disabled by executing a SDP disable software algorithm. All the data and address timings for the SDP enable and disable are identical to those of a page write cycle.

DATA POLLING

The KM29C010 features \overline{DATA} -polling at I/O₇ to detect the completion of a write cycle using a simple read and compare operation. Such a scheme does not require any external hardware. During the write period, any attempt to read the EEPROM will produce, at I/O₇, an inverted data of the last data loaded into the EEPROM. True data will be produced at all I/O's once the write cycle has been completed.

TOGGLE BIT

The KM29C010 also provides toggle bit at I/O₆ to determine the end of a write cycle. During the write cycle, subsequent attempts to read the EEPROM will toggle I/O₆ from "1" to "0" and "0" to "1". Once the write cycle is complete, the toggling will stop and valid data will be read.

ENDURANCE AND DATA RETENTION


The KM29C010 is designed for applications requiring up to 100,000 write cycles per page and ten years of data retention. This means that each bit can be reliably written 100,000 times without degrading device opera-

DEVICE OPERATION (Continued)

tion, and this device features an on-chip Error Checking and Correction scheme that can detect and correct any single bit failure in 32 bits. And hence, significant

improvements in the endurance and data retention characteristics are achieved.

SOFTWARE DATA PROTECTION ALGORITHM *1



- Note 1. Data format: I/O₇~I/O₀ (HEX)
Address format: A₁₆ - A₀ (HEX)
2. 1 to 128-byte of data may be loaded in random order.
 3. Write protection state will be activated after twc.
 4. Write protection state will be deactivated after twc.


SOFTWARE CHIP ERASE

The KM29C010 may be erased at one time by using a six byte software command code. The erase code consists of six byte load commands to specify address location and data patterns. Once the code has been entered the device will set each byte to the high state (FFh). After the software chip erase has been initiated, the device will automatically start the erase operation so that external clocks are not required.

HIGH VOLTAGE CHIP ERASE


The contents of the KM29C010 may be set to the high state (FFh) by using an externally controlled high voltage operation. \overline{OE} is first raised to 12 volts with \overline{CE} low and \overline{WE} high: When \overline{WE} pulsed low for a minimum of 10ms, the contents of the KM29C010 is erased.

HIGH VOLTAGE CHIP ERASE WAVEFORMS



$t_s = t_h = 5\mu\text{sec}$ (min)
 $t_w = 10\text{msec}$ (min)
 $V_H = 12.0\text{V}$

SOFTWARE CHIP ERASE ALGORITHM*1





Notes for software ship erase code;



1. Data format: I/O_{7~1}/O₀ (Hex.)
Address format: A₁₆ ~ A₀ (Hex.)
2. Data polling may be used to determine the end of the erase cycle by checking any address for data equal to FFh.
3. After loading the six byte code, no byte loads are allowed until the completion of the erase cycle. The erase cycle will time itself to completion within t_{wc} .

PACKAGE DIMENSIONS
32 LEAD PLASTIC DUAL IN LINE PACKAGE

Units: Inches (millimeters)




32 PIN PLASTIC LEADED CHIP CARRIER



32 PIN THIN SMALL OUTLINE PACKAGE (Forward Type)

Unit: Inches (millimeters)



MASK ROM DATA SHEETS

3

1. KM23C250
2. KM23C512
3. KM23C1000/1010
4. KM23C1001/1011
5. KM23C1010J
6. KM23C2000
7. KM23C2000H
8. KM23C2001
9. KM23C2001H
10. KM23C2100
11. KM23C2100H
12. KM23C4000A
13. KM23C4000B
14. KM23C4000H
15. KM23C4001A
16. KM23C4001B
17. KM23C4001H
18. KM23C4100AG
19. KM23C4100A
20. KM23C4100B
21. KM23C4100H


22. KM23C4200B
23. KM23C8000A
24. KM23C8000H
25. KM23C8001A
26. KM23C8001H
27. KM23C8100
28. KM23C8100FP1
29. KM23C8100FP2
30. KM23C8100H
31. KM23C8100FP1
32. KM23C8100FP2
33. KM23C16000
34. KM23C16000FP
35. KM23C16100
36. KM23C16100FP
37. KM23C32000
38. KM23C32000G
39. KM23C32000FP
40. KM23C32100
41. KM23C32100G
42. KM23C32100FP

256K-Bit (32K × 8) CMOS MASK ROM

FEATURES

- **KM23C256: 28-pin DIP**
(Polarity programmable chip enable pin and output enable pin)
- **KM23C256G: 32-pin SOP**
(Polarity programmable chip enable pin and output enable pin)
- **32,768 × 8 bit organization**
- **Fast access time: 120ns (max.)**
- **Supply voltage: single +5V**
- **Current consumption**
Operating: 30mA (max.)
Standby: 100µA (max.)
- **Fully static operation**
- **All inputs and outputs TTL compatible**
- **Three state outputs**
- **600 mil, plastic DIP (JEDEC standard)**
525 mil, plastic SOP

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The KM23C256 is a fully static mask programmable ROM organized 32,768 × 8 bit. It is fabricated using silicon-gate CMOS process technology.


This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C256 is packaged in a 28-DIP, provides polarity programmable CE and OE buffer as user option mode, the KM23C256G in a 32-SOP.



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₄	Address Inputs
Q ₀ -Q ₇	Data Outputs
CE/CE*	Chip Enable
OE/OE*	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground
N C	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_{IN}	-0.3 to +7.0	V
Temperature Under Bias	T_{bias}	-10 to +85	°C
Storage Temperature	T_{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS} , $T_A = 0$ to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Supply Voltage	V_{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	I_{CC}	$\overline{CE} = \overline{OE} = V_{IL}$, $f = 5.0\text{MHz}$ all output open	—	30	mA
Standby Current (TTL)	I_{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA
Standby Current (CMOS)	I_{SB2}	$\overline{CE} = V_{CC}$, all output open	—	100	μA
Input Leakage Current	I_{LI}	$V_{IN} = 0$ to V_{CC}	—	10	μA
Output Leakage Current	I_{LO}	$V_{OUT} = 0$ to V_{CC}	—	10	μA
Input High Voltage, All Inputs	V_{IH}		2.2	$V_{CC} + 0.3$	V
Input Low Voltage, All Inputs	V_{IL}		-0.3	0.8	V
Output High Voltage Level	V_{OH}	$I_{OH} = -400\mu\text{A}$	2.4	—	V
Output Low Voltage Level	V_{OL}	$I_{OL} = 2.1\text{mA}$	—	0.4	V

CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C_{OUT}	$V_{OUT} = 0\text{V}$	—	8.0	pF
Input Capacitance	C_{IN}	$V_{IN} = 0\text{V}$	—	8.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	Mode	Data	Power
L/H	X	Standby	High-Z	Standby
H/L	L/H	Operating	High-Z	Active
	H/L	Operating	D_{OUT}	Active

AC CHARACTERISTICS

TEST CONDITIONS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.)

Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL = 100\text{pF}$


READ CYCLE

Parameter	Symbol	KM23C256(G)-12		KM23C256(G)-15		KM23C256(G)-20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	120		150		200		ns
Chip Enable Access Time	t_{ACE}		120		150		200	ns
Address Access Time	t_{AA}		120		150		200	ns
Output Enable Access Time	t_{OE}		60		70		90	ns
Output or Chip Disable to Output High-Z	t_{DF}		50		60		70	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

3



TIMING DIAGRAM

READ





PACKAGE DIMENSIONS
28 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C256)

Units: Inches (millimeters)



32 LEAD SMALL OUTLINE PACKAGE (KM23C256G)



SAMSUNG ROM DATA INFORMATION

1. HARD MEDIA

There are many kinds of hard media to deliver ROM Code as follows, and SEC defined the priority numbers for easy access to SEC's ROM Code generation tool.

- * Priority #1: Cartridge (150MB Quad Cartridge)
- #2: Reel tape (6250 bpi, 9 track)
- #3: EPROM (and types of EPROM)
- #4: Floppy diskette (3.5 or 5.25 inch)

2. DATA FORMAT

In the event of providing ROM Code by cartridge, reel tape, or floppy diskette, SEC likes data format to be provide according to following priority.

- * Priority #1: Extended Tek. Hexa format
- #2: Intel-86 format
- #3: Intel-8 format

3. ROM CODE TRANSPORTATION VIA SATELLITE

SEC offers ROM Code transmission through satellite and it is very much competitive way in terms of TAT compare to ROM Code exchange by mail just like DHL or SPEED POST.

512K-Bit (64K × 8) CMOS MASK ROM

FEATURES

- **KM23C512: 28-pin DIP**
(Polarity programmable chip enable pin and output enable pin)
- **KM23C512G: 32-pin SOP**
(Polarity programmable chip enable pin and output enable pin)
- **65,536 × 8 bit organization**
- **Fast access time: 120ns (max.)**
- **Supply voltage: single +5V**
- **Current consumption**
Operating: 30mA (max.)
Standby: 100µA (max.)
- **Fully static operation**
- **All inputs and outputs TTL compatible**
- **Three state outputs**
- **600 mil, plastic DIP (JEDEC standard)**
525 mil, plastic SOP

GENERAL DESCRIPTION


The KM23C512 is a fully static mask programmable ROM organized 65,536 × 8 bit. It is fabricated using silicon-gate CMOS process technology.

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.


It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C512 is packaged in a 28-DIP, provides polarity programmable CE and OE buffer as user option mode, the KM23C512G in a 32-SOP.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₅	Address Inputs
Q ₀ -Q ₇	Data Outputs
CE/ \overline{CE} *	Chip Enable
OE/ \overline{OE} *	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_{IN}	- 0.3 to + 7.0	V
Temperature Under Bias	T_{bias}	- 10 to + 85	°C
Storage Temperature	T_{stg}	- 55 to + 150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS} , $T_A = 0$ to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Supply Voltage	V_{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	I_{CC}	$\overline{CE} = \overline{OE} = V_{IL}$, $f = 5.0\text{MHz}$ all output open	—	30	mA
Standby Current (TTL)	I_{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA
Standby Current (CMOS)	I_{SB2}	$\overline{CE} = V_{CC}$, all output open	—	100	μA
Input Leakage Current	I_{LI}	$V_{IN} = 0$ to V_{CC}	—	10	μA
Output Leakage Current	I_{LO}	$V_{OUT} = 0$ to V_{CC}	—	10	μA
Input High Voltage, All Inputs	V_{IH}		2.2	$V_{CC} + 0.3$	V
Input Low Voltage, All Inputs	V_{IL}		- 0.3	0.8	V
Output High Voltage Level	V_{OH}	$I_{OH} = - 400\mu\text{A}$	2.4	—	V
Output Low Voltage Level	V_{OL}	$I_{OL} = 2.1\text{mA}$	—	0.4	V

CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C_{OUT}	$V_{OUT} = 0\text{V}$	—	8.0	pF
Input Capacitance	C_{IN}	$V_{IN} = 0\text{V}$	—	8.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/\overline{CE}	OE/\overline{OE}	Mode	Data	Power
L/H	X	Standby	High-Z	Standby
H/L	L/H	Operating	High-Z	Active
	H/L	Operating	D_{OUT}	Active

AC CHARACTERISTICS

TEST CONDITIONS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, unless otherwise noted.)


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL = 100\text{pF}$

READ CYCLE

Parameter	Symbol	KM23C512(G)-12		KM23C512(G)-15		KM23C512(G)-20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	120		150		200		ns
Chip Enable Access Time	t_{ACE}		120		150		200	ns
Address Access Time	t_{AA}		120		150		200	ns
Output Enable Access Time	t_{OE}		60		70		90	ns
Output or Chip Disable to Output High-Z	t_{DF}		50		60		70	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

TIMING DIAGRAM




READ






PACKAGE DIMENSIONS

28 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C512)

Units: Inches (millimeters)



32 LEAD SMALL OUTLINE PACKAGE (KM23C512G)



3

1M-Bit (128K × 8) CMOS MASK ROM

FEATURES

- **KM23C1000: 28-pin DIP**
(Polarity programmable chip enable pin)
- **KM23C1010: 32-pin DIP**
(Polarity programmable chip enable pin and output enable pin)
- **131,072 × 8 bit organization**
- **Fast access time: 120ns (max.)**
- **Supply voltage: single +5V**
- **Current consumption**
Operating: 30mA (max.)
Standby: 100µA (max.)
- **Fully static operation**
- **All inputs and outputs TTL compatible**
- **Three state outputs**
- **600 mil, plastic DIP (JEDEC standard)**
525 mil, plastic SOP

GENERAL DESCRIPTION


The KM23C1000/1010 is a fully static mask programmable ROM organized 131,072 × 8 bit. It is fabricated using silicon-gate CMOS process technology.

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.


It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C1000 is packaged in a 28-DIP, provides polarity programmable CE buffer as user option mode, the KM23C1010 in a 32-DIP, and the KM23C1010G in a 32-SOP, polarity programmable CE and OE buffer as user option mode.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₆	Address Inputs
Q ₀ -Q ₇	Data Outputs
CE/CE*	Chip Enable
OE/OE*	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_{IN}	- 0.3 to + 7.0	V
Temperature Under Bias	T_{bias}	- 10 to + 85	°C
Storage Temperature	T_{stg}	- 55 to + 150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS} , $T_A = 0$ to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Supply Voltage	V_{SS}	0	0	0	V



DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	I_{CC}	$\overline{CE} = \overline{OE} = V_{IL}$, $f = 5.0\text{MHz}$ all output open	—	30	mA
Standby Current (TTL)	I_{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA
Standby Current (CMOS)	I_{SB2}	$\overline{CE} = V_{CC}$, all output open	—	100	μA
Input Leakage Current	I_{LI}	$V_{IN} = 0$ to V_{CC}	—	10	μA
Output Leakage Current	I_{LO}	$V_{OUT} = 0$ to V_{CC}	—	10	μA
Input High Voltage, All Inputs	V_{IH}		2.2	$V_{CC} + 0.3$	V
Input Low Voltage, All Inputs	V_{IL}		- 0.3	0.8	V
Output High Voltage Level	V_{OH}	$I_{OH} = - 400\mu\text{A}$	2.4	—	V
Output Low Voltage Level	V_{OL}	$I_{OL} = 2.1\text{mA}$	—	0.4	V

CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C_{OUT}	$V_{OUT} = 0\text{V}$	—	8.0	pF
Input Capacitance	C_{IN}	$V_{IN} = 0\text{V}$	—	8.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION (KM23C1000)

CE/\overline{CE}	Mode	Data	Power
L/H	Standby	High-Z	Standby
H/L	Operating	D_{OUT}	Active

MODE SELECTION (KM23C1010)

CE/ \overline{CE}	OE/ \overline{OE}	Mode	Data	Power
L/H	X	Standby	High-Z	Standby
H/L	L/H	Operating	High-Z	Active
	H/L	Operating	D _{OUT}	Active

AC CHARACTERISTICS

TEST CONDITIONS (T_A = 0°C to +70°C, V_{CC} = 5V ± 10%, unless otherwise noted.)


item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and CL = 100pF

READ CYCLE

Parameter	Symbol	KM23C1000-12 KM23C1010(G)-12		KM23C1000-15 KM23C1010(G)-15		KM23C1000-20 KM23C1010(G)-20		Unit
		Min	Max	Min	Max	Min	Max	
		Read Cycle Time	t _{RC}	120		150		
Chip Enable Access Time	t _{ACE}		120		150		200	ns
Address Access Time	t _{AA}		120		150		200	ns
Output Enable Access Time	t _{OE}		60		70		90	ns
Output or Chip Disable to Output High-Z	t _{DF}		50		60		70	ns
Output Hold from Address Change	t _{OH}	10		10		10		ns

TIMING DIAGRAM


READ




PACKAGE DIMENSIONS

28 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C1000)

Units: Inches (millimeters)






32 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C1010)



PACKAGE DIMENSIONS (Continued)

32 LEAD SMALL OUTLINE PACKAGE (KM23C1010G)

Units: Inches (millimeters)



1M-Bit (128K × 8) CMOS MASK ROM

FEATURES

- KM23C1001: 28-pin DIP (Polarity programmable output enable pin)
- KM23C1011: 32-pin DIP (Polarity programmable output enable pin)
- 131,072 × 8 bit organization
- Fast access time: 120ns (max.)
- Supply voltage: single +5V
- Current consumption
Operating: 40mA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- 600 mil, plastic DIP (JEDEC standard)
525 mil, plastic SOP

GENERAL DESCRIPTION

The KM23C1001/1011 is a fully static mask programmable ROM organized 131,072 × 8 bit. It is fabricated using silicon-gate CMOS process technology.


This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.


The KM23C1001 is packaged in a 28-DIP, provides polarity programmable OE buffer as user option mode, the KM23C1011 in a 32-DIP, and the KM23C1011G in a 32-SOP.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₆	Address Inputs
Q ₀ -Q ₇	Data Outputs
OE/OE*	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_{IN}	-0.3 to +7.0	V
Temperature Under Bias	T_{bias}	-10 to +85	°C
Storage Temperature	T_{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS} , $T_A = 0$ to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Supply Voltage	V_{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	I_{CC}	$\overline{OE} = V_{IL}$, $f = 5.0\text{MHz}$ all output open	—	40	mA
Input Leakage Current	I_{LI}	$V_{IN} = 0$ to V_{CC}	—	10	μA
Output Leakage Current	I_{LO}	$V_{OUT} = 0$ to V_{CC}	—	10	μA
Input High Voltage, All Inputs	V_{IH}		2.2	$V_{CC} + 0.3$	V
Input Low Voltage, All Inputs	V_{IL}		-0.3	0.8	V
Output High Voltage Level	V_{OH}	$I_{OH} = -400\mu\text{A}$	2.4	—	V
Output Low Voltage Level	V_{OL}	$I_{OL} = 2.1\text{mA}$	—	0.4	V

CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C_{OUT}	$V_{OUT} = 0\text{V}$	—	8.0	pF
Input Capacitance	C_{IN}	$V_{IN} = 0\text{V}$	—	8.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

$\overline{OE}/\overline{OE}$	Mode	Data	Power
L/H	Operating	High-Z	Active
H/L	Operating	D_{OUT}	Active

AC CHARACTERISTICS

TEST CONDITIONS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, unless otherwise noted.)

Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL = 100\text{pF}$


READ CYCLE

Parameter	Symbol	KM23C1001-12 KM23C1011(G)-12		KM23C1001-15 KM23C1011(G)-15		KM23C1001-20 KM23C1011(G)-20		Unit
		Min	Max	Min	Max	Min	Max	
		Read Cycle Time	t_{RC}	120		150		
Address Access Time	t_{AA}		120		150		200	ns
Output Enable Access Time	t_{OE}		60		70		90	ns
Output Disable to Output High-Z	t_{OH}		50		60		70	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

3

TIMING DIAGRAM


READ




PACKAGE DIMENSIONS

28 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C1001)

Units: Inches (millimeters)






32 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C1011)



PACKAGE DIMENSIONS (Continued)

32 LEAD SMALL OUTLINE PACKAGE (KM23C1011G)

Units: Inches (millimeters)



3

1M-Bit (128K × 8) CMOS MASK ROM

FEATURES

- **KM23C1010J: 32-pin PLCC**
(Polarity programmable chip enable pin and output enable pin)
- **131,072 × 8 bit organization**
- **Fast access time: 120ns (max.)**
- **Supply voltage: single +5V**
- **Current consumption**
Operating: 30mA (max.)
Standby: 100µA (max.)
- **Fully static operation**
- **All inputs and outputs TTL compatible**
- **Three state outputs**

GENERAL DESCRIPTION


The KM23C1010J is a fully static mask programmable ROM organized 131,072 × 8 bit. It is fabricated using silicon-gate CMOS process technology.

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.


It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C1010J is packaged in a 32 PLCC, polarity programmable CE and OE buffer as user option mode.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₆	Address Inputs
Q ₀ -Q ₇	Data Outputs
CE/CE*	Chip Enable
OE/OE*	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_{IN}	- 0.3 to + 7.0	V
Temperature Under Bias	T_{DIBIAS}	- 10 to + 85	°C
Storage Temperature	T_{stg}	- 55 to + 150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS} , $T_A = 0$ to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Supply Voltage	V_{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	I_{CC}	$\overline{CE} = \overline{OE} = V_{IL}$, $f = 5.0\text{MHz}$ all output open	—	30	mA
Standby Current (TTL)	I_{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA
Standby Current (CMOS)	I_{SB2}	$\overline{CE} = V_{CC}$, all output open	—	100	μA
Input Leakage Current	I_{LI}	$V_{IN} = 0$ to V_{CC}	—	10	μA
Output Leakage Current	I_{LO}	$V_{OUT} = 0$ to V_{CC}	—	10	μA
Input High Voltage, All Inputs	V_{IH}		2.2	$V_{CC} + 0.3$	V
Input Low Voltage, All Inputs	V_{IL}		- 0.3	0.8	V
Output High Voltage Level	V_{OH}	$I_{OH} = - 400\mu\text{A}$	2.4	—	V
Output Low Voltage Level	V_{OL}	$I_{OL} = 2.1\text{mA}$	—	0.4	V

CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C_{OUT}	$V_{OUT} = 0\text{V}$	—	8.0	pF
Input Capacitance	C_{IN}	$V_{IN} = 0\text{V}$	—	8.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	Mode	Data	Power
L/H	X	Standby	High-Z	Standby
H/L	L/H	Operating	High-Z	Active
	H/L	Operating	D_{OUT}	Active



AC CHARACTERISTICS

TEST CONDITIONS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.)


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL = 100\text{pF}$

READ CYCLE

Parameter	Symbol	KM23C1010J-12		KM23C1010J-15		KM23C1010J-20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	120		150		200		ns
Chip Enable Access Time	t_{ACE}		120		150		200	ns
Address Access Time	t_{AA}		120		150		200	ns
Output Enable Access Time	t_{OE}		60		70		90	ns
Output or Chip Disable to Output High-Z	t_{DF}		50		60		70	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

TIMING DIAGRAM



READ



PACKAGE DIMENSIONS

32 PIN PLASTIC LEADED CHIP CARRIER (KM23C1010J)

Units: Inches (millimeters)



2M-Bit (256K × 8) CMOS MASK ROM

FEATURES

- 262,144 × 8 bit organization
- Fast access time: 150ns (max.)
- Supply voltage: single +5V
- Current consumption
Operating: 50mA (max.)
Standby: 100μA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Polarity programmable chip enable and output enable pin
- Package: 32-pin 600 mil, plastic DIP
JEDEC standard)
32-pin 525 mil, plastic SOP

GENERAL DESCRIPTION


The KM23C2000 is a fully static mask programmable ROM organized 262,144 × 8 bit. It is fabricated using silicon-gate CMOS process technology.

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.


It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C2000 is packaged in a 32-DIP, and the KM23C2000G in a 32-SOP, provides polarity programmable CE and OE buffer as user option mode.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₇	Address Inputs
Q ₀ -Q ₇	Data Outputs
CE/CE*	Chip Enable
OE/OE*	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_{IN}	- 0.3 to + 7.0	V
Temperature Under Bias	T_{bias}	- 10 to + 85	°C
Storage Temperature	T_{stg}	- 55 to + 150	°C

* Permanent device damage may occur If "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS} , $T_A = 0$ to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Supply Voltage	V_{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	I_{CC}	$\overline{CE} = \overline{OE} = V_{IL}$, $f = 5.0\text{MHz}$ all output open	—	50	mA
Standby Current (TTL)	I_{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA
Standby Current (CMOS)	I_{SB2}	$\overline{CE} = V_{CC}$, all output open	—	100	μA
Input Leakage Current	I_{LI}	$V_{IN} = 0$ to V_{CC}	—	10	μA
Output Leakage Current	I_{LO}	$V_{OUT} = 0$ to V_{CC}	—	10	μA
Input High Voltage, All Inputs	V_{IH}		2.2	$V_{CC} + 0.3$	V
Input Low Voltage, All Inputs	V_{IL}		- 0.3	0.8	V
Output High Voltage Level	V_{OH}	$I_{OH} = - 400\mu\text{A}$	2.4	—	V
Output Low Voltage Level	V_{OL}	$I_{OL} = 2.1\text{mA}$	—	0.4	V

CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C_{OUT}	$V_{OUT} = 0\text{V}$	—	8.0	pF
Input Capacitance	C_{IN}	$V_{IN} = 0\text{V}$	—	8.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/\overline{CE}	OE/\overline{OE}	Mode	Data	Power
L/H	X	Standby	High-Z	Standby
H/L	L/H	Operating	High-Z	Active
	H/L	Operating	D_{OUT}	Active

AC CHARACTERISTICS

TEST CONDITIONS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, unless otherwise noted.)


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL = 100\text{pF}$

READ CYCLE

Parameter	Symbol	KM23C2000(G)-15		KM23C2000(G)-20		KM23C2000(G)-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	150		200		250		ns
Chip Enable Access Time	t_{ACE}		150		200		250	ns
Address Access Time	t_{AA}		150		200		250	ns
Output Enable Access Time	t_{OE}		70		90		110	ns
Output or Chip Disable to Output High-Z	t_{DF}		60		70		80	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

TIMING DIAGRAM


READ




PACKAGE DIMENSIONS

32 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C2000)

Units: Inches (millimeters)



32 LEAD SMALL OUTLINE PACKAGE (KM23C2000G)




2M-Bit (256K × 8) CMOS MASK ROM

FEATURES

- 262,144 × 8 bit organization
- Fast access time: 100ns (max.)
- Supply voltage: single +5V
- Current consumption
 Operating: 40mA (max.)
 Standby: 50μA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Polarity programmable chip enable and output enable pin
- Package: 32-pin 600 mil, plastic DIP
 32-pin 525 mil, plastic SOP

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION


The KM23C2000H is a fully static mask programmable ROM organized 262,144 × 8 bit. It is fabricated using silicon-gate CMOS process technology.

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C2000H is packaged in a 32-DIP, and the KM23C2000HG in a 32-SOP, provides polarity programmable CE and OE buffer as user option mode.

PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₇	Address Inputs
Q ₀ -Q ₇	Data Outputs
CE/ $\overline{\text{CE}}$ *	Chip Enable
OE/ $\overline{\text{OE}}$ *	Output Enable
V _{cc}	Power (+5V)
V _{ss}	Ground
NC	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	- 0.3 to + 7.0	V
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Storage Temperature	T _{stg}	- 55 to + 150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V



DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	I _{CC}	$\overline{CE} = \overline{OE} = V_{IL}$, f = 5.0MHz all output open	—	40	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open	—	50	μA
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V
Input Low Voltage, All Inputs	V _{IL}		- 0.3	0.8	V
Output High Voltage Level	V _{OH}	I _{OH} = - 400μA	2.4	—	V
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V

CAPACITANCE (T_A = 25°C, f = 1.0MHz)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} = 0V	—	8.0	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	8.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	Mode	Data	Power
L/H	X	Standby	High-Z	Standby
H/L	L/H	Operating	High-Z	Active
	H/L	Operating	D _{OUT}	Active

AC CHARACTERISTICS

TEST CONDITIONS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.)


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL = 100\text{pF}$

READ CYCLE

Parameter	Symbol	KM23C2000H(G)-10		KM23C2000H(G)-12		KM23C2000H(G)-15		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	100		120		150		ns
Chip Enable Access Time	t_{ACE}		100		120		150	ns
Address Access Time	t_{AA}		100		120		150	ns
Output Enable Access Time	t_{OE}		50		60		70	ns
Output or Chip Disable to Output High-Z	t_{DF}		40		50		60	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

TIMING DIAGRAM


READ




PACKAGE DIMENSIONS

32 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C2000H)

Units: Inches (millimeters)



32 LEAD SMALL OUTLINE PACKAGE (KM23C2000HG)



3

2M-Bit (256K × 8) CMOS MASK ROM

FEATURES

- 262,144 × 8 bit organization
- Fast access time: 150ns (max.)
- Supply voltage: single +5V
- Current consumption
Operating: 50mA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Package: 32-pin, 600 mil, plastic DIP (JEDEC standard)

GENERAL DESCRIPTION


The KM23C2001 is a fully static mask programmable ROM organized 262,144 × 8 bit. It is fabricated using silicon-gate CMOS process technology.

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.


It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C2001 is packaged in a 32-DIP, provides polarity programmable OE buffer as user option mode.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₇	Address Inputs
Q ₀ -Q ₇	Data Outputs
OE/OE*	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	- 0.3 to + 7.0	V
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Storage Temperature	T _{stg}	- 55 to + 150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

3

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	I _{CC}	OE = V _{IL} , f = 5.0MHz all output open	—	50	mA
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V
Input Low Voltage, All Inputs	V _{IL}		- 0.3	0.8	V
Output High Voltage Level	V _{OH}	I _{OH} = - 400μA	2.4	—	V
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V

CAPACITANCE (T_A = 25°C, f = 1.0MHz)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} = 0V	—	8.0	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	8.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

OE/OE	Mode	Data	Power
L/H	Operating	High-Z	Active
H/L	Operating	D _{OUT}	Active

AC CHARACTERISTICS

TEST CONDITIONS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, unless otherwise noted.)


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL = 100\text{pF}$

READ CYCLE

Parameter	Symbol	KM23C2001-15		KM23C2001-20		KM23C2001-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	150		200		250		ns
Address Access Time	t_{AA}		150		200		250	ns
Output Enable Access Time	t_{OE}		70		90		110	ns
Output Disable to Output High-Z	t_{DF}		60		70		80	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

TIMING DIAGRAM


READ



PACKAGE DIMENSIONS

32 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C2001)

Units: Inches (millimeters)



3

2M-Bit (256K × 8) CMOS MASK ROM

FEATURES

- 262,144 × 8 bit organization
- Fast access time: 100ns (max.)
- Supply voltage: single +5V
- Current consumption Operating: 40mA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Package: 32-pin, 600 mil, plastic DIP (JEDEC standard)

GENERAL DESCRIPTION


The KM23C2001H is a fully static mask programmable ROM organized 262,144 × 8 bit. It is fabricated using silicon-gate CMOS process technology.

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.


It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C2001H is packaged in a 32-DIP, provides polarity programmable OE buffer as user option mode.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₇	Address Inputs
Q ₀ -Q ₇	Data Outputs
OE/ \overline{OE} *	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_{IN}	- 0.3 to + 7.0	V
Temperature Under Bias	T_{bias}	- 10 to + 85	°C
Storage Temperature	T_{stg}	- 55 to + 150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS} , $T_A = 0$ to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Supply Voltage	V_{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	I_{CC}	$\overline{OE} = V_{IL}$, $f = 5.0\text{MHz}$ all output open	—	40	mA
Input Leakage Current	I_{LI}	$V_{IN} = 0$ to V_{CC}	—	10	μA
Output Leakage Current	I_{LO}	$V_{OUT} = 0$ to V_{CC}	—	10	μA
Input High Voltage, All Inputs	V_{IH}		2.2	$V_{CC} + 0.3$	V
Input Low Voltage, All Inputs	V_{IL}		- 0.3	0.8	V
Output High Voltage Level	V_{OH}	$I_{OH} = - 400\mu\text{A}$	2.4	—	V
Output Low Voltage Level	V_{OL}	$I_{OL} = 2.1\text{mA}$	—	0.4	V

CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C_{OUT}	$V_{OUT} = 0\text{V}$	—	8.0	pF
Input Capacitance	C_{IN}	$V_{IN} = 0\text{V}$	—	8.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

OE/\overline{OE}	Mode	Data	Power
L/H	Operating	High-Z	Active
H/L	Operating	D_{OUT}	Active

AC CHARACTERISTICS

TEST CONDITIONS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.)


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL = 100\text{pF}$

READ CYCLE

Parameter	Symbol	KM23C2001H-10		KM23C2001H-12		KM23C2001H-15		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	100		120		150		ns
Address Access Time	t_{AA}		100		120		150	ns
Output Enable Access Time	t_{OE}		50		60		70	ns
Output Disable to Output High-Z	t_{DF}		40		50		60	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

TIMING DIAGRAM


READ



PACKAGE DIMENSIONS

32 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C2001H)

Units: Inches (millimeters)



3

2M-Bit (256K × 8/128K × 16) CMOS MASK ROM

FEATURES

- **Switchable organization**
Byte Mode: 262,144 × 8
Word Mode: 131,072 × 16
- **Fast access time:** 150ns (max.)
- **Supply voltage:** single +5V
- **Current consumption**
Operating: 50mA (max.)
Standby: 100μA (max.)
- **Fully static operation**
- **All inputs and outputs TTL compatible**
- **Three state outputs**
- **Polarity programmable chip enable and output enable pin**
- **Package:** 40-pin (600 mil, plastic DIP)
 44-pin QFP

GENERAL DESCRIPTION


The KM23C2100 is a fully static mask programmable ROM fabricated using silicon-gate CMOS process technology, and is organized either as 262,144 × 8 bit (byte mode) or as 131,072 × 16 bit (word mode) depending on BHE voltage level. (See mode selection table).

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.


The KM23C2100 is packaged in a 40-DIP, and the KM23C2100FP in a 44-QFP, provides polarity programmable CE and OE buffer as user option mode.

FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A ₀ -A ₁₆	Address Inputs
Q ₀ -Q ₁₄	Data Outputs
Q ₁₅ /A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/CE*	Chip Enable
OE/OE*	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to +85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	I _{CC}	$\overline{CE} = \overline{OE} = V_{IL}$, f = 5.0MHz all output open	—	50	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open	—	100	μA
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V
Input Low Voltage, All Inputs	V _{IL}		-0.3	0.8	V
Output High Voltage Level	V _{OH}	I _{OH} = -400μA	2.4	—	V
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V

CAPACITANCE (T_A = 25°C, f = 1.0MHz)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} = 0V	—	8.0	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	8.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	BHE	Q ₁₅ /A-1	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
H/L	H/L	H	Output	Operating	Q ₀ -Q ₁₅ : D _{OUT}	Active
		L	Input	Operating	Q ₀ -Q ₇ : D _{OUT} Q ₈ -Q ₁₄ : High-Z	Active



AC CHARACTERISTICS

TEST CONDITIONS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.)


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL = 100\text{pF}$

READ CYCLE

Parameter	Symbol	KM23C2100(FP)-15		KM23C2100(FP)-20		KM23C2100(FP)-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	150		200		250		ns
Chip Enable Access Time	t_{ACE}		150		200		250	ns
Address Access Time	t_{AA}		150		200		250	ns
Output Enable Access Time	t_{OE}		70		90		110	ns
Output or Chip Disable to Output High-Z	t_{DF}		60		70		80	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

TIMING DIAGRAM

READ




(*1) Byte Mode only. A-1 is Least Significant Bit Address. (BHE = V_{IL})

(*2) Word Mode only. (BHE = V_{IH})


PACKAGE DIMENSIONS

40 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C2100)

Units: Inches (millimeters)



44 LEAD QUAD FLAT PACKAGE (KM23C2100FP)



KM23C2100H

2M-Bit (256K × 8/128K × 16) CMOS MASK ROM

FEATURES

- **Switchable organization**
Byte Mode: 262,144 × 8
Word Mode: 131,072 × 16
- **Fast access time:** 100ns (max.)
- **Supply voltage:** single +5V
- **Current consumption**
Operating: 50mA (max.)
Standby: 50µA (max.)
- **Fully static operation**
- **All inputs and outputs TTL compatible**
- **Three state outputs**
- **Polarity programmable chip enable and output enable pin**
- **Package:** 40-pin (600 mil, plastic DIP)
 44-pin QFP

GENERAL DESCRIPTION


The KM23C2100H is a fully static mask programmable ROM fabricated using silicon-gate CMOS process technology, and is organized either as 262,144 × 8 bit (byte mode) or as 131,072 × 16 bit (word mode) depending on BHE voltage level. (See mode selection table).

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.


The KM23C2100H is packaged in a 40-DIP, and the KM23C2100HFP in a 44-QFP, provides polarity programmable CE and OE buffer as user option mode.

FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A ₀ -A ₁₆	Address Inputs
Q ₀ -Q ₁₄	Data Outputs
Q ₁₅ /A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/CE*	Chip Enable
OE/OE*	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	- 0.3 to + 7.0	V
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Storage Temperature	T _{stg}	- 55 to + 150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V



DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	I _{CC}	$\overline{CE} = \overline{OE} = V_{IL}$, f = 5.0MHz all output open	—	50	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open	—	50	μA
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V
Input Low Voltage, All Inputs	V _{IL}		- 0.3	0.8	V
Output High Voltage Level	V _{OH}	I _{OH} = - 400μA	2.4	—	V
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V

CAPACITANCE (T_A = 25°C, f = 1.0MHz)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} = 0V	—	8.0	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	8.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	BHE	Q ₁₅ /A-1	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
H/L	H/L	H	Output	Operating	Q ₀ -Q ₁₅ : D _{OUT}	Active
		L	Input	Operating	Q ₀ -Q ₇ : D _{OUT} Q ₈ -Q ₁₄ : High-Z	Active

AC CHARACTERISTICS

TEST CONDITIONS (T_A = 0°C to +70°C, V_{CC} = 5V ± 10%, unless otherwise noted.)


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and CL = 100pF

READ CYCLE

Parameter	Symbol	KM23C2100H(FP)-10		KM23C2100H(FP)-12		KM23C2100H(FP)-15		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	100		120		150		ns
Chip Enable Access Time	t _{ACE}		100		120		150	ns
Address Access Time	t _{AA}		100		120		150	ns
Output Enable Access Time	t _{OE}		50		60		70	ns
Output or Chip Disable to Output High-Z	t _{DF}		40		50		60	ns
Output Hold from Address Change	t _{OH}	10		10		10		ns

TIMING DIAGRAM

READ




(*1) Byte Mode only. A-1 is Least Significant Bit Address. (BHE = V_{IL})

(*2) Word Mode only. (BHE = V_{IH})


PACKAGE DIMENSIONS

40 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C2100H)

Units: Inches (millimeters)



44 LEAD QUAD FLAT PACKAGE (KM23C2100HFP)




4M-Bit (512K × 8) CMOS MASK ROM

FEATURES

- 524,288 × 8 bit organization
- Fast access time: 150ns (max.)
- Supply voltage: single +5V
- Current consumption
Operating: 50mA (max.)
Standby : 50μA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Polarity programmable chip enable and output enable pin
- Package: 32-pin 600 mil, plastic DIP
(JEDEC Standard)
32-pin 525 mil, plastic SOP

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION


The KM23C4000A is a fully static mask programmable ROM organized 524,288×8 bit. It is fabricated using silicon-gate CMOS process technology.

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C4000A is packaged in a 32-DIP, and the KM23C4000AG in a 32-SOP, provides polarity programmable CE and OE buffer as user option mode.

PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₈	Address Inputs
Q ₀ -Q ₇	Data Outputs
CE/CE*	Chip Enable
OE/OE*	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	- 0.3 to + 7.0	V
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Storage Temperature	T _{stg}	- 55 to + 150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

3

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	50	mA
	I _{CC2}		f = 1.0MHz	—	25	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA	
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open	—	50	μA	
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA	
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA	
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		- 0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = - 400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_A = 25°C, f = 1.0MHz)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} = 0V	—	8.0	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	8.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	Mode	Data	Power
L/H	X	Standby	High-Z	Standby
H/L	L/H	Operating	High-Z	Active
	H/L	Operating	D _{OUT}	Active

AC CHARACTERISTICS

TEST CONDITIONS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.)


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL = 100\text{pF}$

READ CYCLE

Parameter	Symbol	KM23C4000A(G)-15		KM23C4000A(G)-20		KM23C4000A(G)-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	150		200		250		ns
Chip Enable Access Time	t_{ACE}		150		200		250	ns
Address Access Time	t_{AA}		150		200		250	ns
Output Enable Access Time	t_{OE}				90		110	ns
Output or Chip Disable to Output High-Z	t_{DF}				70		80	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

TIMING DIAGRAM

READ




* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.


PACKAGE DIMENSIONS

32 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C4000A)

Units: inches (millimeters)



32 LEAD SMALL OUTLINE PACKAGE (KM23C4000AG)



3

4M-Bit (512K × 8) CMOS MASK ROM

FEATURES

- 524,288 × 8 bit organization
- Fast access time: 120ns (max.)
- Supply voltage: single +5V
- Current consumption
Operating: 50mA (max.)
Standby: 50µA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Polarity programmable chip enable and output enable pin
- Package: 32-pin 600 mil, plastic DIP
(JEDEC standard)
32-pin 525 mil, plastic SOP

GENERAL DESCRIPTION


The KM23C4000B is a fully static mask programmable ROM organized 524,288 × 8 bit. It is fabricated using silicon-gate CMOS process technology.

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.


It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C4000B is packaged in a 32-DIP, and the KM23C4000BG in a 32-SOP, provides polarity programmable CE and OE buffer as user option mode.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₈	Address Inputs
Q ₀ -Q ₇	Data Outputs
CE/CE*	Chip Enable
OE/OE*	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to +85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	50	mA
	I _{CC2}		f = 1.0MHz	—	25	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA	
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open	—	50	μA	
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA	
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA	
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		-0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = -400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_A = 25°C, f = 1.0MHz)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} = 0V	—	8.0	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	8.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	Mode	Data	Power
L/H	X	Standby	High-Z	Standby
H/L	L/H	Operating	High-Z	Active
	H/L	Operating	D _{OUT}	Active



AC CHARACTERISTICS

TEST CONDITIONS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.)


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL = 100\text{pF}$

READ CYCLE

Parameter	Symbol	KM23C4000B(G)-12		KM23C4000B(G)-15		KM23C4000B(G)-20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	120		150		200		ns
Chip Enable Access Time	t_{ACE}		120		150		200	ns
Address Access Time	t_{AA}		120		150		200	ns
Output Enable Access Time	t_{OE}		60		70		90	ns
Output or Chip Disable to Output High-Z	t_{DF}		50		60		70	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

TIMING DIAGRAM

READ




* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.


PACKAGE DIMENSIONS

32 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C4000B)

Units: Inches (millimeters)



32 LEAD SMALL OUTLINE PACKAGE (KM23C4000BG)



4M-Bit (512K × 8) CMOS MASK ROM

FEATURES

- 524,288 × 8 bit organization
- Fast access time: 100ns (max.)
- Supply voltage: single +5V
- Current consumption
Operating: 50mA (max.)
Standby: 100μA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Polarity programmable chip enable and output enable pin
- Package: 32-pin 600 mil, plastic DIP
(JEDEC Standard)
32-pin 525 mil, plastic SOP

GENERAL DESCRIPTION


The KM23C4000H is a fully static mask programmable ROM organized 524,288 × 8 bit. It is fabricated using silicon-gate CMOS process technology.

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.


It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C4000H is packaged in a 32-DIP, and the KM23C4000HG packaged in a 32-SOP, provides polarity programmable CE and OE buffer as user option mode.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₈	Address Inputs
Q ₀ -Q ₇	Data Outputs
CE/ $\overline{\text{CE}}$ *	Chip Enable
OE/ $\overline{\text{OE}}$ *	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	- 0.3 to + 7.0	V
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Storage Temperature	T _{stg}	- 55 to + 150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	50	mA
	I _{CC2}		f = 1.0MHz	—	25	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open		—	1	mA
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open		—	100	μA
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}		—	10	μA
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}		—	10	μA
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		- 0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = - 400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_A = 25°C, f = 1.0MHz)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} = 0V	—	10.0	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/CE	OE/OE	Mode	Data	Power
L/H	X	Standby	High-Z	Standby
H/L	L/H	Operating	High-Z	Active
	H/L	Operating	D _{OUT}	Active

AC CHARACTERISTICS

TEST CONDITIONS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, unless otherwise noted.)


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL = 100\text{pF}$

READ CYCLE

Parameter	Symbol	KM23C4000H(G)-10		KM23C4000H(G)-12		KM23C4000H(G)-15		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	100		120		150		ns
Chip Enable Access Time	t_{ACE}		100		120		150	ns
Address Access Time	t_{AA}		100		120		150	ns
Output Enable Access Time	t_{OE}		50		60		70	ns
Output or Chip Disable to Output High-Z	t_{DF}		40		50		60	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

TIMING DIAGRAM

READ




* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.


PACKAGE DIMENSIONS

32 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C4000H)

Units: Inches (millimeters)



32 LEAD SMALL OUTLINE PACKAGE (KM23C4000HG)



4M-Bit (512K × 8) CMOS MASK ROM

FEATURES

- 524,288 × 8 bit organization
- Fast access time: 150ns (max.)
- Supply voltage: single + 5V
- Current consumption
Operating: 50mA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Polarity programmable output enable pin
- Package: 32-pin, 600mil, plastic DIP
(JEDEC Standard)
32-pin, 525 mil, plastic SOP

GENERAL DESCRIPTION


The KM23C4001A is a fully static mask programmable ROM organized 524,288 × 8 bit. It is fabricated using silicon-gate CMOS process technology.

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.


It is suitable for use in program memory of microprocessor, and data memory, character generator.

The KM23C4001A is packaged in a 32-DIP and the KM23C4001AG in a 32-SOP, provides polarity programmable OE buffer as user option mode.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₈	Address Inputs
Q ₀ -Q ₇	Data Outputs
OE/OE*	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_{IN}	-0.3 to +7.0	V
Temperature Under Bias	T_{bias}	-10 to +85	°C
Storage Temperature	T_{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS} , $T_A = 0$ to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Supply Voltage	V_{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I_{CC1}	$\overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	50	mA
	I_{CC2}		f = 1.0MHz	—	25	mA
Input Leakage Current	I_{LI}	$V_{IN} = 0$ to V_{CC}	—	10	μA	
Output Leakage Current	I_{LO}	$V_{OUT} = 0$ to V_{CC}	—	10	μA	
Input High Voltage, All Inputs	V_{IH}		2.2	$V_{CC} + 0.3$	V	
Input Low Voltage, All Inputs	V_{IL}		-0.3	0.8	V	
Output High Voltage Level	V_{OH}	$I_{OH} = -400\mu\text{A}$	2.4	—	V	
Output Low Voltage Level	V_{OL}	$I_{OL} = 2.1\text{mA}$	—	0.4	V	

CAPACITANCE ($T_A = 25^\circ\text{C}$, f = 1.0MHz)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C_{OUT}	$V_{OUT} = 0\text{V}$	—	8.0	pF
Input Capacitance	C_{IN}	$V_{IN} = 0\text{V}$	—	8.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

OE/\overline{OE}	Mode	Data	Power
L/H	Operating	High-Z	Active
H/L	Operating	D_{OUT}	Active



AC CHARACTERISTICS

TEST CONDITIONS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.)


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL = 100\text{pF}$

READ CYCLE

Parameter	Symbol	KM23C4001A(G)-15		KM23C4001A(G)-20		KM23C4001A(G)-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	150		200		250		ns
Address Access Time	t_{AA}		150		200		250	ns
Output Enable Access Time	t_{OE}		70		90		110	ns
Output Disable to Output High-Z	t_{DF}		60		70		80	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

TIMING DIAGRAM


READ




PACKAGE DIMENSIONS

32 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C4001A)

Units: Inches (millimeters)



32 LEAD SMALL OUTLINE PACKAGE (KM23C4001AG)



3

4M-Bit (512K × 8) CMOS MASK ROM

FEATURES

- 524,288 × 8 bit organization
- Fast access time: 120ns (max.)
- Supply voltage: single + 5V
- Current consumption
 - Operating: 50mA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Polarity programmable output enable pin
- Package: 32-pin, 600mil, plastic DIP (JEDEC Standard)
- 32-pin, 525 mil, plastic SOP

GENERAL DESCRIPTION


The KM23C4001B is a fully static mask programmable ROM organized 524,288 × 8 bit. It is fabricated using silicon-gate CMOS process technology.

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.


It is suitable for use in program memory of microprocessor, and data memory, character generator.

The KM23C4001B is packaged in a 32-DIP and the KM23C4001BG in a 32-SOP, provides polarity programmable OE buffer as user option mode.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₈	Address Inputs
Q ₀ -Q ₇	Data Outputs
OE/OE*	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_{IN}	- 0.3 to + 7.0	V
Temperature Under Bias	T_{bias}	- 10 to + 85	°C
Storage Temperature	T_{stg}	- 55 to + 150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS} , $T_A = 0$ to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Supply Voltage	V_{SS}	0	0	0	V



DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I_{CC1}	$\overline{OE} = V_{IL}$ all output open	f = 6.7MHz	—	50	mA
	I_{CC2}		f = 1.0MHz	—	25	mA
Input Leakage Current	I_{LI}	$V_{IN} = 0$ to V_{CC}	—	10	μA	
Output Leakage Current	I_{LO}	$V_{OUT} = 0$ to V_{CC}	—	10	μA	
Input High Voltage, All Inputs	V_{IH}		2.2	$V_{CC} + 0.3$	V	
Input Low Voltage, All Inputs	V_{IL}		- 0.3	0.8	V	
Output High Voltage Level	V_{OH}	$I_{OH} = - 400\mu\text{A}$	2.4	—	V	
Output Low Voltage Level	V_{OL}	$I_{OL} = 2.1\text{mA}$	—	0.4	V	

CAPACITANCE ($T_A = 25^\circ\text{C}$, f = 1.0MHz)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C_{OUT}	$V_{OUT} = 0\text{V}$	—	8.0	pF
Input Capacitance	C_{IN}	$V_{IN} = 0\text{V}$	—	8.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

OE/\overline{OE}	Mode	Data	Power
L/H	Operating	High-Z	Active
H/L	Operating	D_{OUT}	Active

AC CHARACTERISTICS

TEST CONDITIONS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.)


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL = 100\text{pF}$

READ CYCLE

Parameter	Symbol	KM23C4001B(G)-12		KM23C4001B(G)-15		KM23C4001B(G)-20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	120		150		200		ns
Address Access Time	t_{AA}		120		150		200	ns
Output Enable Access Time	t_{OE}		60		70		90	ns
Output Disable to Output High-Z	t_{DF}		50		60		70	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

TIMING DIAGRAM


READ




PACKAGE DIMENSIONS

32 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C4001B)

Units: Inches (millimeters)



32 LEAD SMALL OUTLINE PACKAGE (KM23C4001BG)



3

4M-Bit (512K × 8) CMOS MASK ROM

FEATURES

- 524,288 × 8 bit organization
- Fast access time: 100ns (max.)
- Supply voltage: single + 5V
- Current consumption
 - Operating: 50mA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Polarity programmable output enable pin
- Package: 32-pin, 600mil, plastic DIP (JEDEC Standard)
- 32-pin, 525 mil, plastic SOP

GENERAL DESCRIPTION


The KM23C4001H is a fully static mask programmable ROM organized 524,288 × 8 bit. It is fabricated using silicon-gate CMOS process technology.

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.


It is suitable for use in program memory of microprocessor, and data memory, character generator.

The KM23C4001H is packaged in a 32-DIP and the KM23C4001HG in a 32-SOP, provides polarity programmable OE buffer as user option mode.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₈	Address Inputs
Q ₀ -Q ₇	Data Outputs
OE/OE*	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_{IN}	-0.3 to +7.0	V
Temperature Under Bias	T_{bias}	-10 to +85	°C
Storage Temperature	T_{sig}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS} , $T_A = 0$ to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Supply Voltage	V_{SS}	0	0	0	V



DC CHARACTERISTICS

Parameter	Symbol	Test Conditions		Min	Max	Unit
Operating Current	I_{CC1}	$\overline{OE} = V_{IL}$	$f = 6.7\text{MHz}$	—	50	mA
	I_{CC2}	all output open	$f = 1.0\text{MHz}$	—	25	mA
Input Leakage Current	I_{LI}	$V_{IN} = 0$ to V_{CC}		—	10	μA
Output Leakage Current	I_{LO}	$V_{OUT} = 0$ to V_{CC}		—	10	μA
Input High Voltage, All Inputs	V_{IH}			2.2	$V_{CC} + 0.3$	V
Input Low Voltage, All Inputs	V_{IL}			-0.3	0.8	V
Output High Voltage Level	V_{OH}	$I_{OH} = -400\mu\text{A}$		2.4	—	V
Output Low Voltage Level	V_{OL}	$I_{OL} = 2.1\text{mA}$		—	0.4	V

CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C_{OUT}	$V_{OUT} = 0\text{V}$	—	8.0	pF
Input Capacitance	C_{IN}	$V_{IN} = 0\text{V}$	—	8.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

OE/ \overline{OE}	Mode	Data	Power
L/H	Operating	High-Z	Active
H/L	Operating	D_{OUT}	Active

AC CHARACTERISTICS

TEST CONDITIONS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.)


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL = 100\text{pF}$

READ CYCLE

Parameter	Symbol	KM23C4001H(G)-10		KM23C4001H(G)-12		KM23C4001H(G)-15		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	100		120		150		ns
Address Access Time	t_{AA}		100		120		150	ns
Output Enable Access Time	t_{OE}		50		60		70	ns
Output Disable to Output High-Z	t_{DF}		40		50		60	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

TIMING DIAGRAM


READ



PACKAGE DIMENSIONS


32 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C4001H)

Units: Inches (millimeters)



3

32 LEAD SMALL OUTLINE PACKAGE (KM23C4001HG)



4M-Bit (512K × 8/256K × 16) CMOS MASK ROM

FEATURES

- **Switchable organization**
Byte Mode: 524,288 × 8
Word Mode: 262,144 × 16
- **Fast access time: 150ns (max.)**
- **Supply voltage: single +5V**
- **Current consumption**
Operating: 50mA (max.)
Standby: 50μA (max.)
- **Fully static operation**
- **All inputs and outputs TTL compatible**
- **Three state outputs**
- **Polarity programmable chip enable and output enable pin**
- **Package:** 40-pin 525 mil, plastic SOP

GENERAL DESCRIPTION


The KM23C4100AG is a fully static mask programmable ROM fabricated using silicon-gate CMOS process technology, and is organized either as 524,288 × 8 bit (byte mode) or as 262,144 × 16 bit (word mode) depending on BHE voltage level. (See mode selection table).

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C4100AG is packaged in a 40-SOP, provides polarity programmable CE and OE buffer as user option mode.


FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A ₀ -A ₁₇	Address Inputs
Q ₀ -Q ₁₄	Data Outputs
Q ₁₅ /A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/ \overline{CE} *	Chip Enable
OE/ \overline{OE} *	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	- 0.3 to + 7.0	V
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Storage Temperature	T _{stg}	- 55 to + 150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	50	mA
	I _{CC2}		f = 1.0MHz	—	25	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open		—	1	mA
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open		—	50	μA
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}		—	10	μA
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}		—	10	μA
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3		V
Input Low Voltage, All Inputs	V _{IL}		- 0.3	0.8		V
Output High Voltage Level	V _{OH}	I _{OH} = - 400μA	2.4	—		V
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4		V

CAPACITANCE (T_A = 25°C, f = 1.0MHz)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} = 0V	—	8.0	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	8.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	BHE	Q ₁₅ /A-1	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
H/L	H/L	H	Output	Operating	Q ₀ -Q ₁₅ : D _{OUT}	Active
		L	Input	Operating	Q ₀ -Q ₇ : D _{OUT} Q ₈ -Q ₁₄ : High-Z	Active

3

AC CHARACTERISTICS

TEST CONDITIONS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.)


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL = 100\text{pF}$

READ CYCLE

Parameter	Symbol	KM23C4100AG-15		KM23C4100AG-20		KM23C4100AG-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	150		200		250		ns
Chip Enable Access Time	t_{ACE}		150		200		250	ns
Address Access Time	t_{AA}		150		200		250	ns
Output Enable Access Time	t_{OE}		70		90		110	ns
Output or Chip Disable to Output High-Z	t_{DF}		60		70		80	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

TIMING DIAGRAM

READ



(*1) Byte Mode only. A-1 is Least Significant Bit Address. ($BHE = V_{IL}$)


(*2) Word Mode only. ($BHE = V_{IH}$)

* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.

PACKAGE DIMENSIONS

40 LEAD SMALL OUTLINE PACKAGE (KM23C4100AG)

Units: Inches (millimeters)



3

4M-Bit (512K × 8/256K × 16) CMOS MASK ROM

FEATURES

- **Switchable organization**
Byte Mode: 524,288 × 8
Word Mode: 262,144 × 16
- **Fast access time: 150ns (max.)**
- **Supply voltage: single +5V**
- **Current consumption**
Operating: 50mA (max.)
Standby: 50μA (max.)
- **Fully static operation**
- **All inputs and outputs TTL compatible**
- **Three state outputs**
- **Polarity programmable chip enable and output enable pin**
- **Package: 40-pin (600 mil, plastic DIP)**
44-pin QFP (14 × 14) (10 × 10)

GENERAL DESCRIPTION


The KM23C4100A is a fully static mask programmable ROM fabricated using silicon-gate CMOS process technology, and is organized either as 524,288 × 8 bit (byte mode) or as 262,144 × 16 bit (word mode) depending on BHE voltage level. (See mode selection table).

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C4100A is packaged in a 40-DIP, and the KM23C4100AFP1, KM23C4100AFP2 in a 44-QFP, provides polarity programmable CE and OE buffer as user option mode.


FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A ₀ -A ₁₇	Address Inputs
Q ₀ -Q ₁₄	Data Outputs
Q ₁₅ /A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/ \overline{CE}^*	Chip Enable
OE/ \overline{OE}^*	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	- 0.3 to + 7.0	V
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Storage Temperature	T _{stg}	- 55 to + 150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	50	mA
	I _{CC2}		f = 1.0MHz	—	25	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open		—	1	mA
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open		—	50	μA
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}		—	10	μA
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}		—	10	μA
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		- 0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = - 400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_A = 25°C, f = 1.0MHz)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} = 0V	—	8.0	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	8.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	BHE	Q ₁₅ /A-1	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
H/L	H/L	H	Output	Operating	Q ₀ -Q ₁₅ : D _{OUT}	Active
		L	Input	Operating	Q ₀ -Q ₇ : D _{OUT} Q ₈ -Q ₁₄ : High-Z	Active



AC CHARACTERISTICS

TEST CONDITIONS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.)


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL = 100\text{pF}$

READ CYCLE

Parameter	Symbol	KM23C4100A(FP)-15		KM23C4100A(FP)-20		KM23C4100A(FP)-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	150		200		250		ns
Chip Enable Access Time	t_{ACE}		150		200		250	ns
Address Access Time	t_{AA}		150		200		250	ns
Output Enable Access Time	t_{OE}		70		90		110	ns
Output or Chip Disable to Output High-Z	t_{DF}		60		70		80	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

TIMING DIAGRAM

READ



(*1) Byte Mode only. A-1 is Least Significant Bit Address. ($BHE = V_{IL}$)


(*2) Word Mode only. ($BHE = V_{IH}$)

* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.

PACKAGE DIMENSIONS


40 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C4100A)

Units: Inches (millimeters)



3



44 LEAD QUAD FLAT PACKAGE (KM23C4100AFP1)



PACKAGE DIMENSIONS (Continued)

44 LEAD QUAD FLAT PACKAGE (KM23C4100AFP2)

Units: Inches (millimeters)



4M-Bit (512K × 8/256K × 16) CMOS MASK ROM

FEATURES

- Switchable organization
Byte Mode: 524,288 × 8
Word Mode: 262,144 × 16
- Fast access time: 120ns (max.)
- Supply voltage: single +5V
- Current consumption
Operating: 50mA (max.)
Standby: 50µA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Polarity programmable chip enable and output enable pin
- Package: 40-pin (600 mil, plastic DIP)
44-pin QFP (14 × 14) (10 × 10)

GENERAL DESCRIPTION

The KM23C4100B is a fully static mask programmable ROM fabricated using silicon-gate CMOS process technology, and is organized either as 524,288 × 8 bit (byte mode) or as 262,144 × 16 bit (word mode) depending on BHE voltage level. (See mode selection table).


This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C4100B is packaged in a 40-DIP, and the KM23C4100BFP1, KM23C4100BFP2 in a 44-QFP, provides polarity programmable CE and OE buffer as user option mode.




FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A ₀ -A ₁₇	Address Inputs
Q ₀ -Q ₁₄	Data Outputs
Q ₁₅ /A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/ \overline{CE} *	Chip Enable
OE/ \overline{OE} *	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	- 0.3 to + 7.0	V
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Storage Temperature	T _{stg}	- 55 to + 150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open, 10 MHz	—	50	mA
	I _{CC2}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open, Z	—	25	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open	—	50	μA
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V
Input Low Voltage, All Inputs	V _{IL}		- 0.3	0.8	V
Output High Voltage Level	V _{OH}	I _{OH} = - 400μA	2.4	—	V
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V

CAPACITANCE (T_A = 25°C, f = 1.0MHz)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} = 0V	—	8.0	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	8.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	BHE	Q ₁₅ /A-1	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
H/L	H/L	H	Output	Operating	Q ₀ -Q ₁₅ : D _{OUT}	Active
		L	Input	Operating	Q ₀ -Q ₇ : D _{OUT} Q ₈ -Q ₁₄ : High-Z	Active

AC CHARACTERISTICS

TEST CONDITIONS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.)

Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL = 100\text{pF}$


READ CYCLE

Parameter	Symbol	KM23C4100B(FP)-12		KM23C4100B(FP)-15		KM23C4100B(FP)-20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	120		150		200		ns
Chip Enable Access Time	t_{ACE}		120		150		200	ns
Address Access Time	t_{AA}		120		150		200	ns
Output Enable Access Time	t_{OE}		60		70		90	ns
Output or Chip Disable to Output High-Z	t_{DF}		50		60		70	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

3

TIMING DIAGRAM

READ



(*1) Byte Mode only. A-1 is Least Significant Bit Address. (BHE = V_{IL})


(*2) Word Mode only. (BHE = V_{IH})

* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.


PACKAGE DIMENSIONS

40 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C4100B)

Units: Inches (millimeters)



44 LEAD QUAD FLAT PACKAGE (KM23C4100BFP1)



4M-Bit (512K × 8/256K × 16) CMOS MASK ROM

FEATURES

- **Switchable organization**
Byte Mode: 524,288 × 8
Word Mode: 262,144 × 16
- **Fast access time: 100ns (max.)**
- **Supply voltage: single +5V**
- **Current consumption**
Operating: 60mA (max.)
Standby: 100μA (max.)
- **Fully static operation**
- **All inputs and outputs TTL compatible**
- **Three state outputs**
- **Polarity programmable chip enable and output enable pin**
- **Package: 40-pin (600 mil, plastic DIP)**
44-pin QFP (14 × 14) (10 × 10)

GENERAL DESCRIPTION


The KM23C4100H is a fully static mask programmable ROM fabricated using silicon-gate CMOS process technology, and is organized either as 524,288 × 8 bit (byte mode) or as 262,144 × 16 bit (word mode) depending on BHE voltage level. (See mode selection table).

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C4100H is packaged in a 40-DIP, and the KM23C4100HFP in a 44-QFP, provides polarity programmable CE and OE buffer as user option mode.


FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A ₀ -A ₁₇	Address Inputs
Q ₀ -Q ₁₄	Data Outputs
Q ₁₅ /A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/CE*	Chip Enable
OE/OE*	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_{IN}	-0.3 to +7.0	V
Temperature Under Bias	T_{bias}	-10 to +85	°C
Storage Temperature	T_{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS} , $T_A = 0$ to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Supply Voltage	V_{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I_{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	60	mA
	I_{CC2}		f = 1.0MHz	—	30	mA
Standby Current (TTL)	I_{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA	
Standby Current (CMOS)	I_{SB2}	$\overline{CE} = V_{CC}$, all output open	—	100	μA	
Input Leakage Current	I_{LI}	$V_{IN} = 0$ to V_{CC}	—	10	μA	
Output Leakage Current	I_{LO}	$V_{OUT} = 0$ to V_{CC}	—	10	μA	
Input High Voltage, All Inputs	V_{IH}		2.2	$V_{CC} + 0.3$	V	
Input Low Voltage, All Inputs	V_{IL}		-0.3	0.8	V	
Output High Voltage Level	V_{OH}	$I_{OH} = -400\mu\text{A}$	2.4	—	V	
Output Low Voltage Level	V_{OL}	$I_{OL} = 2.1\text{mA}$	—	0.4	V	

CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C_{OUT}	$V_{OUT} = 0\text{V}$	—	10.0	pF
Input Capacitance	C_{IN}	$V_{IN} = 0\text{V}$	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

$\overline{CE}/\overline{CE}$	$\overline{OE}/\overline{OE}$	BHE	$Q_{15}/A-1$	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
H/L	H/L	H	Output	Operating	Q_0-Q_{15} : D_{OUT}	Active
		L	Input	Operating	Q_0-Q_7 : D_{OUT} Q_8-Q_{14} : High-Z	Active

AC CHARACTERISTICS

TEST CONDITIONS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.)


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL = 100\text{pF}$

READ CYCLE

Parameter	Symbol	KM23C4100H(FP)-10		KM23C4100H(FP)-12		KM23C4100H(FP)-15		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	100		120		150		ns
Chip Enable Access Time	t_{ACE}		100		120		150	ns
Address Access Time	t_{AA}		100		120		150	ns
Output Enable Access Time	t_{OE}		50		60		70	ns
Output or Chip Disable to Output High-Z	t_{DF}		40		50		60	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

TIMING DIAGRAM

READ



(*1) Byte Mode only. A-1 is Least Significant Bit Address. ($BHE = V_{IL}$)


(*2) Word Mode only. ($BHE = V_{IH}$)

* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.


PACKAGE DIMENSIONS

40 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C4100H)

Units: Inches (millimeters)



44 LEAD QUAD FLAT PACKAGE (KM23C4100HFP1)




3

PACKAGE DIMENSIONS (Continued)

44 LEAD QUAD FLAT PACKAGE (KM23C4100HFP2)

Units: Inches (millimeters)



4M-Bit (512K × 8/256K × 16) CMOS MASK ROM

FEATURES

- Switchable organization
 Byte Mode: 524,288 × 8
 Word Mode: 262,144 × 16
- Fast access time: 120ns (max.)
- Supply voltage: single +5V
- Current consumption
 Operating: 50mA (max.)
 Standby: 50μA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Polarity programmable chip enable and output enable pin
- Package: 40-pin (600 mil, plastic DIP) (JEDEC Standard)

GENERAL DESCRIPTION


The KM23C4200B is a fully static mask programmable ROM fabricated using silicon-gate CMOS process technology, and is organized either as 524,288 × 8 bit (byte mode) or as 262,144 × 16 bit (word mode) depending on BHE (pin 1) voltage level. (See mode selection table).

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C4200B is packaged in a 40-DIP, provides polarity programmable CE and OE buffer as user option mode.


FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A ₀ -A ₁₇	Address Inputs
Q ₀ -Q ₁₄	Data Outputs
Q ₁₅ /A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/ $\overline{\text{CE}}$ *	Chip Enable
OE/ $\overline{\text{OE}}$ *	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground

* User Selectable Polarity

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	- 0.3 to + 7.0	V
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Storage Temperature	T _{stg}	- 55 to + 150	°C

* Permanent device damage may occur If "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions		Min	Max	Unit
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$	f = 6.7MHz	—	50	mA
	I _{CC2}	all output open	f = 1.0MHz	—	25	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open		—	1	mA
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open		—	50	μA
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}		—	10	μA
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}		—	10	μA
Input High Voltage, All Inputs	V _{IH}			2.2	V _{CC} + 0.3	V
Input Low Voltage, All Inputs	V _{IL}			- 0.3	0.8	V
Output High Voltage Level	V _{OH}	I _{OH} = - 400μA		2.4	—	V
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA		—	0.4	V

CAPACITANCE (T_A = 25°C, f = 1.0MHz)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} = 0V	—	8.0	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	8.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	BHE	Q ₁₅ /A-1	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
H/L	H/L	H	Output	Operating	Q ₀ -Q ₁₅ : D _{OUT}	Active
		L	Input	Operating	Q ₀ -Q ₇ : D _{OUT} Q ₈ -Q ₁₄ : High-Z	Active

AC CHARACTERISTICS

TEST CONDITIONS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, unless otherwise noted.)

Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL = 100\text{pF}$


READ CYCLE

Parameter	Symbol	KM23C4200B-15		KM23C4200B-20		KM23C4200B-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	120		150		200		ns
Chip Enable Access Time	t_{ACE}		120		150		200	ns
Address Access Time	t_{AA}		120		150		200	ns
Output Enable Access Time	t_{OE}		60		70		90	ns
Output or Chip Disable to Output High-Z	t_{DF}		50		60		70	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns



TIMING DIAGRAM

READ



(*1) Byte Mode only. A-1 is Least Significant Bit Address. ($BHE = V_{IL}$)




(*2) Word Mode only. ($BHE = V_{IH}$)

* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.

PACKAGE DIMENSIONS

40 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C4200B)

Units: Inches (millimeters)



8M-Bit (1M × 8) CMOS MASK ROM

FEATURES

- 1,048,576 × 8 bit organization
- Fast access time: 150ns (max.)
- Supply voltage: single +5V
- Current consumption
 - Operating: 50mA (max.)
 - Standby : 50μA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Polarity programmable chip enable and output enable pin
- Package: 32-pin, 600 mil, plastic DIP
32-pin, 525 mil, plastic SOP

GENERAL DESCRIPTION

The KM23C8000A is a fully static mask programmable ROM organized 1,048,576 × 8 bit. It is fabricated using silicon-gate CMOS process technology.


This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.


The KM23C8000A is packaged in a 32-DIP and the KM23C8000AG in a 32-SOP, provides polarity programmable CE and OE buffer as user option mode.

3

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₉	Address Inputs
Q ₀ -Q ₇	Data Outputs
CE/ $\overline{\text{CE}}$ *	Chip Enable
OE/ $\overline{\text{OE}}$ *	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to + 85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	50	mA
	I _{CC2}		f = 1.0MHz	—	25	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA	
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open	—	50	μA	
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA	
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA	
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		-0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = -400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} =0V	—	10.0	pF
Input Capacitance	C _{IN}	V _{IN} =0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	Mode	Data	Power
L/H	X	Standby	High-Z	Standby
H/L	L/H	Operating	High-Z	Active
	H/L	Operating	Dout	Active

AC CHARACTERISTICS ($T_a=0^\circ$ to $+70^\circ\text{C}$, $V_{CC}=5V \pm 10\%$, unless otherwise noted.)

TEST CONDITIONS

Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL=100\text{pF}$


READ CYCLE

Parameter	Symbol	KM23C8000A(G)-15		KM23C8000A(G)-20		KM23C8000A(G)-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	150		200		250		ns
Chip Enable Access Time	t_{ACE}		150		200		250	ns
Address Access Time	t_{AA}		150		200		250	ns
Output Enable Access Time	t_{OE}		70		90		110	ns
Output or Chip Disable to Output High-Z	t_{DF}		60		70		80	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

3

TIMING DIAGRAM

READ




* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.


PACKAGE DIMENSIONS

32 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C8000A)

Units: Inches (millimeters)



32 LEAD SMALL OUTLINE PACKAGE (KM23C8000AG)



8M-Bit (1M × 8) CMOS MASK ROM

FEATURES

- 1,048,576 × 8 bit organization
- Fast access time: 100ns (max.)
- Supply voltage: single +5V
- Current consumption
 - Operating: 50mA (max.)
 - Standby : 50μA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Polarity programmable chip enable and output enable pin
- Package: 32-pin, 600 mil, plastic DIP
JEDEC standard)
- 32-pin, 525 mil, plastic SOP

GENERAL DESCRIPTION

The KM23C8000H is a fully static mask programmable ROM organized 1,048,576×8 bit. It is fabricated using silicon-gate CMOS process technology.


This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.


The KM23C8000H is packaged in a 32-DIP and the KM23C8000HG in a 32-SOP, provides polarity programmable CE and OE buffer as user option mode.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₉	Address Inputs
Q ₀ -Q ₇	Data Outputs
CE/ \overline{CE} *	Chip Enable
OE/ \overline{OE} *	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to + 85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70 °C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	50	mA
	I _{CC2}		f = 1.0MHz	—	25	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA	
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open	—	50	μA	
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA	
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA	
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		-0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = -400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_A=25 °C, f=1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} =0V	—	10.0	pF
Input Capacitance	C _{IN}	V _{IN} =0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	Mode	Data	Power
L/H	X	Standby	High-Z	Standby
H/L	L/H	Operating	High-Z	Active
	H/L	Operating	Dout	Active

AC CHARACTERISTICS ($T_a=0^\circ$ to $+70^\circ\text{C}$, $V_{CC}=5\text{V} \pm 10\%$, unless otherwise noted.)

TEST CONDITIONS


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL=100\text{pF}$

READ CYCLE

Parameter	Symbol	KM23C8000H(G)-10		KM23C8000H(G)-12		KM23C8000H(G)-15		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	100		120		150		ns
Chip Enable Access Time	t_{ACE}		100		120		150	ns
Address Access Time	t_{AA}		100		120		150	ns
Output Enable Access Time	t_{OE}		50		60		70	ns
Output or Chip Disable to Output High-Z	t_{DF}		40		50		60	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

TIMING DIAGRAM

READ




* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.


PACKAGE DIMENSIONS

32 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C8000H)

Units: Inches (millimeters)



32 LEAD SMALL OUTLINE PACKAGE (KM23C8000HG)



8M-Bit (1M × 8) CMOS MASK ROM

FEATURES

- 1,048,576 × 8 bit organization
- Fast access time: 150ns (max.)
- Supply voltage: single +5V
- Current consumption
 - Operating: 50mA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Polarity programmable chip enable and output enable pin
- Package: 32-pin, 600 mil, plastic DIP
(JEDEC standard)
32-pin, 525 mil, plastic SOP

GENERAL DESCRIPTION


The KM23C8001A is a fully static mask programmable ROM organized 1,048,576 × 8 bit. It is fabricated using silicon-gate CMOS process technology.

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.


It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C8001A is packaged in a 32-DIP and the KM23C8001AG in a 32-SOP, provides polarity programmable OE buffer as user option mode.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₉	Address Inputs
Q ₀ -Q ₇	Data Outputs
OE/OE*	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to + 85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	50	mA
	I _{CC2}		f = 1.0MHz	—	25	mA
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA	
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA	
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		-0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = -400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} = 0V	—	10.0	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

OE/ \overline{OE}	Mode	Data	Power
L/H	Operating	High-Z	Active
H/L	Operating	D _{OUT}	Active

AC CHARACTERISTICS ($T_a=0^\circ$ to $+70^\circ\text{C}$, $V_{CC}=5V \pm 10\%$, unless otherwise noted.)

TEST CONDITIONS


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL=100\text{pF}$

READ CYCLE

Parameter	Symbol	KM23C8001A(G)-15		KM23C8001A(G)-20		KM23C8001A(G)-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	150		200		250		ns
Address Access Time	t_{AA}		150		200		250	ns
Output Enable Access Time	t_{OE}		70		90		110	ns
Output Disable to Output High-Z	t_{DF}		60		70		80	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

TIMING DIAGRAM


READ




PACKAGE DIMENSIONS

32 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C8001A)

Units: Inches (millimeters)



32 LEAD SMALL OUTLINE PACKAGE (KM23C8001AG)



8M-Bit (1M × 8) CMOS MASK ROM

FEATURES

- 1,048,576 × 8 bit organization
- Fast access time: 100ns (max.)
- Supply voltage: single +5V
- Current consumption
Operating: 50mA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Polarity programmable chip enable and output enable pin
- Package: 32-pin, 600 mil, plastic DIP
(JEDEC standard)
32-pin, 525 mil, plastic SOP

GENERAL DESCRIPTION


The KM23C8001H is a fully static mask programmable ROM organized 1,048,576 × 8 bit. It is fabricated using silicon-gate CMOS process technology.

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.


It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C8001H is packaged in a 32-DIP and the KM23C8001HG in a 32-SOP, provides polarity programmable OE buffer as user option mode.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₉	Address Inputs
Q ₀ -Q ₇	Data Outputs
OE/OE*	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground
NC	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to + 85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{OE} = V_{IL}$ all output open	f = 6.7MHz	—	50	mA
	I _{CC2}		f = 1.0MHz	—	25	mA
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA	
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA	
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		-0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = -400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} =0V	—	10.0	pF
Input Capacitance	C _{IN}	V _{IN} =0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

OE/ \overline{OE}	Mode	Data	Power
L/H	Operating	High-Z	Active
H/L	Operating	D _{OUT}	Active

AC CHARACTERISTICS ($T_a=0^\circ$ to $+70^\circ\text{C}$, $V_{CC}=5\text{V} \pm 10\%$, unless otherwise noted.)

TEST CONDITIONS

Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL=100\text{pF}$


READ CYCLE

Parameter	Symbol	KM23C8001H(G)-10		KM23C8001H(G)-12		KM23C8001H(G)-15		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	100		120		150		ns
Address Access Time	t_{AA}		100		120		150	ns
Output Enable Access Time	t_{OE}		50		60		70	ns
Output Disable to Output High-Z	t_{DF}		40		50		60	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

3

TIMING DIAGRAM


READ




PACKAGE DIMENSIONS

32 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C8001H)

Units: Inches (millimeters)



32 LEAD SMALL OUTLINE PACKAGE (KM23C8001HG)



8M-Bit (1M × 8/512K × 16) CMOS MASK ROM

FEATURES

- Switchable organization
1,048,576 × 8 (byte mode)
524,288 × 16 (word mode)
- Fast access time: 150ns (max.)
- Supply voltage: single +5V
- Current consumption
Operating: 50mA (max.)
Standby : 50µA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Polarity programmable chip enable and output enable pin
- Package: 42-pin, 600 mil, plastic DIP (JEDEC standard)
44-pin, 600 mil, plastic SOP

GENERAL DESCRIPTION

The KM23C8100A is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 1,048,576 × 8 bit (byte mode) or as 524,288 × 16 bit (word mode) depending on BHE voltage level. (See mode selection table).


This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C8100A is packaged in a 42-DIP and the KM23C8100AG in a 44-SOP, provides polarity programmable CE and OE buffer as user option mode.




FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A ₀ -A ₁₈	Address Inputs
Q ₀ -Q ₁₄	Data Outputs
Q ₁₅ /A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/ $\overline{\text{CE}}$ *	Chip Enable
OE/ $\overline{\text{OE}}$ *	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection

* User Selectable Polarity

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to +85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	50	mA
	I _{CC2}		f = 1.0MHz	—	25	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open		—	1	mA
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open		—	50	μA
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}		—	10	μA
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}		—	10	μA
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		-0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = -400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} =0V	—	10.0	pF
Input Capacitance	C _{IN}	V _{IN} =0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	BHE	Q ₁₅ /A-1	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
		H	Output	Operating	Q ₀ -Q ₁₅ : Dout	Active
	H/L	L	Input	Operating	Q ₀ -Q ₇ : Dout Q ₈ -Q ₁₄ : High-Z	Active

AC CHARACTERISTICS

(Ta=0° to +70°C, VCC=5V± 10%, unless otherwise noted.)

TEST CONDITIONS

Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and CL=100pF


READ CYCLE

Parameter	Symbol	KM23C8100A(G)-15		KM23C8100A(G)-20		KM23C8100A(G)-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	150		200		250		ns
Chip Enable Access Time	t _{ACE}		150		200		250	ns
Address Access Time	t _{AA}		150		200		250	ns
Output Enable Access Time	t _{OE}		70		90		110	ns
Output or Chip Disable to Output High-Z	t _{DF}		60		70		80	ns
Output Hold from Address Change	t _{OH}	10		10		10		ns

3

TIMING DIAGRAM

READ




(* 1) Byte Mode only. A-1 is Least Significant Bit Address. (BHE=V_{IL})
 (* 2) Word Mode only. (BHE=V_{IH})


* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.

PACKAGE DIMENSIONS

42 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C8100A)



44 LEAD SMALL OUTLINE PACKAGE (KM23C8100AG)



8M-Bit (1M × 8/512K × 16) CMOS MASK ROM

FEATURES

- **Switchable organization**
1,048,576 × 8 (byte mode)
524,288 × 16 (word mode)
- **Fast access time:** 150ns (max.)
- **Supply voltage:** single +5V
- **Current consumption**
Operating: 50mA (max.)
Standby : 50µA (max.)
- **Fully static operation**
- **All inputs and outputs TTL compatible**
- **Three state outputs**
- **Polarity programmable chip enable and output enable pin**
- **Package:** 44-pin QFP (JEDEC standard)

GENERAL DESCRIPTION

The KM23C8100AFP1 is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 1,048,576 × 8 bit (byte mode) or as 524,288 × 16 bit (word mode) depending on BHE (pin 29) voltage level. (See mode selection table)


This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.


The KM23C8100AFP1 is packaged in a 44-QFP, provides polarity programmable CE and OE buffer as user option mode.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₈	Address Inputs
Q ₀ -Q ₁₄	Data Outputs
Q ₁₅ /A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/ \overline{CE} *	Chip Enable
OE/ \overline{OE} *	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to + 85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	50	mA
	I _{CC2}		f = 1.0MHz	—	25	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA	
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open	—	50	μA	
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA	
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA	
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		-0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = -400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} =0V	—	10.0	pF
Input Capacitance	C _{IN}	V _{IN} =0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	BHE	Q ₁₅ /A-1	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
		H	Output	Operating	Q ₀ -Q ₁₅ : Dout	Active
	H/L	L	Input	Operating	Q ₀ -Q ₇ : Dout Q ₈ -Q ₁₄ : High-Z	Active

AC CHARACTERISTICS

(Ta=0° to +70°C, VCC=5V± 10%, unless otherwise noted.)

TEST CONDITIONS

Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and CL=100pF


READ CYCLE

Parameter	Symbol	KM23C8100AFP1-15		KM23C8100AFP1-20		KM23C8100AFP1-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	150		200		250		ns
Chip Enable Access Time	t _{ACE}		150		200		250	ns
Address Access Time	t _{AA}		150		200		250	ns
Output Enable Access Time	t _{OE}		70		90		110	ns
Output or Chip Disable to Output High-Z	t _{DF}		60		70		80	ns
Output Hold from Address Change	t _{OH}	10		10		10		ns

3

TIMING DIAGRAM

READ



(*1) Byte Mode only. A-1 is Least Significant Bit Address. (BHE=V_{IL})


(*2) Word Mode only. (BHE=V_{IH})

* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.

PACKAGE DIMENSIONS

44 LEAD QUAD FLAT PACKAGE (KM23C8100AFP1)

Unit: Inches (mm)



8M-Bit (1M × 8/512K × 16) CMOS MASK ROM

FEATURES

- Switchable organization
1,048,576 × 8 (byte mode)
524,288 × 16 (word mode)
- Fast access time: 150ns (max.)
- Supply voltage: single +5V
- Current consumption
Operating: 50mA (max.)
Standby : 50µA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Polarity programmable chip enable and output enable pin
- Package: 64-pin QFP (JEDEC standard)

GENERAL DESCRIPTION


The KM23C8100AFP2 is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 1,048,576×8 bit (byte mode) or as 524,288×16 bit (word mode) depending on BHE (pin 47) voltage level. (See mode selection table)

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.


It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C8100AFP2 is packaged in a 64-QFP, provides polarity programmable CE and OE buffer as user option mode.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₈	Address Inputs
Q ₀ -Q ₁₄	Data Outputs
Q ₁₅ /A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/ $\overline{\text{CE}}^*$	Chip Enable
OE/ $\overline{\text{OE}}^*$	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to + 85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	50	mA
	I _{CC2}		f = 1.0MHz	—	25	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA	
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open	—	50	μA	
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA	
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA	
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		-0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = -400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} =0V	—	10.0	pF
Input Capacitance	C _{IN}	V _{IN} =0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	BHE	Q ₁₅ /A-1	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
	H/L	H	Output	Operating	Q ₀ -Q ₁₅ : Dout	Active
		L	Input	Operating	Q ₀ -Q ₇ : Dout Q ₈ -Q ₁₄ : High-Z	Active

AC CHARACTERISTICS

(Ta=0° to +70°C, VCC=5V± 10%, unless otherwise noted.)

TEST CONDITIONS


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and CL=100pF

READ CYCLE

Parameter	Symbol	KM23C8100AFP2-15		KM23C8100AFP2-20		KM23C8100AFP2-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	150		200		250		ns
Chip Enable Access Time	t _{ACE}		150		200		250	ns
Address Access Time	t _{AA}		150		200		250	ns
Output Enable Access Time	t _{OE}		70		90		110	ns
Output or Chip Disable to Output High-Z	t _{DF}		60		70		80	ns
Output Hold from Address Change	t _{OH}	10		10		10		ns

TIMING DIAGRAM

READ




(*1) Byte Mode only. A-1 is Least Significant Bit Address. (BHE=V_{IL})
 (*2) Word Mode only. (BHE=V_{IH})

* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.

PACKAGE DIMENSIONS

64 LEAD QUAD FLAT PACKAGE (KM23C8100AFP2)

Unit: Inches (mm)



8M-Bit (1M × 8/512K × 16) CMOS MASK ROM

FEATURES

- **Switchable organization**
1,048,576 × 8 (byte mode)
524,288 × 16 (word mode)
- **Fast access time: 100ns (max.)**
- **Supply voltage: single +5V**
- **Current consumption**
Operating: 60mA (max.)
Standby : 50µA (max.)
- **Fully static operation**
- **All inputs and outputs TTL compatible**
- **Three state outputs**
- **Polarity programmable chip enable and output enable pin**
- **Package: 42-pin, 600 mil, plastic DIP (JEDEC standard)**
44-pin, 600 mil, plastic SOP

GENERAL DESCRIPTION

The KM23C8100H is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 1,048,576×8 bit (byte mode) or as 524,288×16 bit (word mode) depending on BHE voltage level. (See mode selection table).


This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C8100H is packaged in a 42-DIP and the KM23C8100HG in a 44-SOP, provides polarity programmable CE and OE buffer as user option mode.




FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A ₀ -A ₁₈	Address Inputs
Q ₀ -Q ₁₄	Data Outputs
Q ₁₅ /A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/ $\overline{\text{CE}}$ *	Chip Enable
OE/ $\overline{\text{OE}}$ *	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection

* User Selectable Polarity

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to + 85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70 °C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	60	mA
	I _{CC2}		f = 1.0MHz	—	30	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA	
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open	—	50	μA	
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA	
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA	
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		-0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = -400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_A=25 °C, f=1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} =0V	—	10.0	pF
Input Capacitance	C _{IN}	V _{IN} =0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	BHE	Q ₁₅ /A-1	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
	H/L	H	Output	Operating	Q ₀ -Q ₁₅ : Dout	Active
		L	Input	Operating	Q ₀ -Q ₇ : Dout Q ₈ -Q ₁₄ : High-Z	Active

AC CHARACTERISTICS

(Ta=0° to +70°C, VCC=5V± 10%, unless otherwise noted.)

TEST CONDITIONS

Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and CL=100pF


READ CYCLE

Parameter	Symbol	KM23C8100H(G)-10		KM23C8100H(G)-12		KM23C8100H(G)-15		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	100		120		150		ns
Chip Enable Access Time	t _{ACE}		100		120		150	ns
Address Access Time	t _{AA}		100		120		150	ns
Output Enable Access Time	t _{OE}		50		60		70	ns
Output or Chip Disable to Output High-Z	t _{DF}		40		50		60	ns
Output Hold from Address Change	t _{OH}	10		10		10		ns

3

TIMING DIAGRAM

READ



(* 1) Byte Mode only. A-1 is Least Significant Bit Address. (BHE=V_{IL})


(* 2) Word Mode only. (BHE=V_{IH})

* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.


PACKAGE DIMENSIONS

42 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C8100H)

Unit: Inches (mm)



44 LEAD SMALL OUTLINE PACKAGE (KM23C8100HG)



8M-Bit (1M × 8/512K × 16) CMOS MASK ROM

FEATURES

- **Switchable organization**
1,048,576 × 8 (byte mode)
524,288 × 16 (word mode)
- **Fast access time:** 100ns (max.)
- **Supply voltage:** single +5V
- **Current consumption**
Operating: 60mA (max.)
Standby : 50μA (max.)
- **Fully static operation**
- **All inputs and outputs TTL compatible**
- **Three state outputs**
- **Polarity programmable chip enable and output enable pin**
- **Package:** 44-pin QFP (JEDEC standard)

GENERAL DESCRIPTION

The KM23C8100HFP1 is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 1,048,576 × 8 bit (byte mode) or as 524,288 × 16 bit (word mode) depending on BHE (pin 29) voltage level. (See mode selection table)


This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.


The KM23C8100HFP1 is packaged in a 44-QFP, provides polarity programmable CE and OE buffer as user option mode.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₈	Address Inputs
Q ₀ -Q ₁₄	Data Outputs
Q ₁₅ /A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/CE*	Chip Enable
OE/OE*	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to +85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	60	mA
	I _{CC2}		f = 1.0MHz	—	30	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA	
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open	—	50	μA	
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA	
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA	
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		-0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = -400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} =0V	—	10.0	pF
Input Capacitance	C _{IN}	V _{IN} =0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	BHE	Q _{15/A-1}	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
		H	Output	Operating	Q ₀ -Q ₁₅ : Dout	Active
	H/L	L	Input	Operating	Q ₀ -Q ₇ : Dout Q ₈ -Q ₁₄ : High-Z	Active

AC CHARACTERISTICS

(Ta=0° to +70°C, VCC=5V± 10%, unless otherwise noted.)

TEST CONDITIONS

Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and CL=100pF


READ CYCLE

Parameter	Symbol	KM23C8100HFP1-10		KM23C8100HFP1-12		KM23C8100HFP1-15		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	100		120		150		ns
Chip Enable Access Time	t _{ACE}		100		120		150	ns
Address Access Time	t _{AA}		100		120		150	ns
Output Enable Access Time	t _{OE}		50		60		70	ns
Output or Chip Disable to Output High-Z	t _{DF}		40		50		60	ns
Output Hold from Address Change	t _{OH}	10		10		10		ns

3

TIMING DIAGRAM

READ



(*1) Byte Mode only. A-1 is Least Significant Bit Address. (BHE=V_{IL})


(*2) Word Mode only. (BHE=V_{IH})

* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.

PACKAGE DIMENSIONS

44 LEAD QUAD FLAT PACKAGE (KM23C8100HFP1)

Unit: Inches (mm)



8M-Bit (1M × 8/512K × 16) CMOS MASK ROM

FEATURES

- Switchable organization
1,048,576 × 8 (byte mode)
524,288 × 16 (word mode)
- Fast access time: 100ns (max.)
- Supply voltage: single +5V
- Current consumption
Operating: 60mA (max.)
Standby : 50µA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Polarity programmable chip enable and output enable pin
- Package: 64-pin QFP (JEDEC standard)

GENERAL DESCRIPTION

The KM23C8100HFP2 is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 1,048,576×8 bit (byte mode) or as 524,288×16 bit (word mode) depending on BHE (pin 47) voltage level. (See mode selection table)


This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.


The KM23C8100HFP2 is packaged in a 64-QFP, provides polarity programmable CE and OE buffer as user option mode.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A0-A18	Address Inputs
Q0-Q14	Data Outputs
Q15/A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/CE*	Chip Enable
OE/OE*	Output Enable
VCC	Power (+5V)
VSS	Ground
N.C.	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to + 85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	60	mA
	I _{CC2}		f = 1.0MHz	—	30	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA	
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open	—	50	μA	
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA	
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA	
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		-0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = -400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} =0V	—	10.0	pF
Input Capacitance	C _{IN}	V _{IN} =0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	BHE	Q ₁₅ /A-1	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
	H/L	H	Output	Operating	Q ₀ -Q ₁₅ : Dout	Active
		L	Input	Operating	Q ₀ -Q ₇ : Dout Q ₈ -Q ₁₄ : High-Z	Active

AC CHARACTERISTICS

(Ta=0° to +70°C, V_{CC}=5V± 10%, unless otherwise noted.)

TEST CONDITIONS


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and CL=100pF

READ CYCLE

Parameter	Symbol	KM23C8100HFP2-10		KM23C8100HFP2-12		KM23C8100HFP2-15		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	100		120		150		ns
Chip Enable Access Time	t _{ACE}		100		120		150	ns
Address Access Time	t _{AA}		100		120		150	ns
Output Enable Access Time	t _{OE}		50		60		70	ns
Output or Chip Disable to Output High-Z	t _{DF}		40		50		60	ns
Output Hold from Address Change	t _{OH}	10		10		10		ns

TIMING DIAGRAM

READ



(*1) Byte Mode only. A-1 is Least Significant Bit Address. (BHE=V_{IL})


(*2) Word Mode only. (BHE=V_{IH})

* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.

PACKAGE DIMENSIONS

64 LEAD QUADFLAT PACKAGE (KM23C8100HFP2)

Unit: Inches (mm)



16M-Bit (2M × 8/1M × 16) CMOS MASK ROM

FEATURES

- **Switchable organization**
2,097,152 × 8 (byte mode)
1,048,576 × 16 (word mode)
- **Fast access time:** 150ns (max.)
- **Supply voltage:** single +5V
- **Current consumption**
Operating: 50mA (max.)
Standby : 50μA (max.)
- **Fully static operation**
- **All inputs and outputs TTL compatible**
- **Three state outputs**
- **Polarity programmable chip enable and output enable pin**
- **Package:** 42-pin, 600 mil, plastic DIP
(JEDEC standard)
44-pin, 600 mil, plastic SOP

GENERAL DESCRIPTION


The KM23C16000 is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organization either as 2,097,152 × 8 bit (byte mode) or as 1,048,576 × 16 bit (word mode) depending on BHE voltage level. (See mode selection table).

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C16000 is packaged in a 42-DIP, and the KM23C16000G in a 44-SOP, provides polarity programmable CE and OE buffer as user option mode.


FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A ₀ -A ₁₉	Address Inputs
Q ₀ -Q ₁₄	Data Outputs
Q ₁₅ /A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/CE*	Chip Enable
OE/OE*	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection

* User Selectable Polarity

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to + 85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	50	mA
	I _{CC2}		f = 1.0MHz	—	25	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open		—	1	mA
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open		—	50	μA
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}		—	10	μA
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}		—	10	μA
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		-0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = -400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} =0V	—	10.0	pF
Input Capacitance	C _{IN}	V _{IN} =0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	BHE	Q ₁₅ /A-1	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
		H	Output	Operating	Q ₀ -Q ₁₅ : Dout	Active
	H/L	L	Input	Operating	Q ₀ -Q ₇ : Dout Q ₈ -Q ₁₄ : High-Z	Active

AC CHARACTERISTICS

(Ta=0° to +70°C, Vcc=5V± 10%, unless otherwise noted.)

TEST CONDITIONS

Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and CL=100pF


READ CYCLE

Parameter	Symbol	KM23C16000(G)-15		KM23C16000(G)-20		KM23C16000(G)-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	150		200		250		ns
Chip Enable Access Time	t _{ACE}		150		200		250	ns
Address Access Time	t _{AA}		150		200		250	ns
Output Enable Access Time	t _{OE}		70		90		110	ns
Output or Chip Disable to Output High-Z	t _{DF}		60		70		80	ns
Output Hold from Address Change	t _{OH}	10		10		10		ns

3

TIMING DIAGRAM

READ



(* 1) Byte Mode only. A-1 is Least Significant Bit Address. (BHE=V_{IL})


(* 2) Word Mode only. (BHE=V_{IH})

* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.


PACKAGE DIMENSIONS

42 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C16000)

Unit: Inches (mm)



44 LEAD SMALL OUTLINE PACKAGE (KM23C16000G)



16M-Bit (2M×8/1M×16) CMOS MASK ROM

FEATURES

- **Switchable organization**
 2,097,152 × 8 (byte mode)
 1,048,576 × 16 (word mode)
- **Fast access time: 150ns (max.)**
- **Supply voltage: single +5V**
- **Current consumption**
 Operating: 50mA (max.)
 Standby : 50µA (max.)
- **Fully static operation**
- **All inputs and outputs TTL compatible**
- **Three state outputs**
- **Polarity programmable chip enable and output enable pin**
- **Package: 64-pin QFP (JEDEC standard)**

GENERAL DESCRIPTION


The KM23C16000FP is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 2,097,152×8 bit (byte mode) or as 1,048,576×16 bit (word mode) depending on BHE voltage level. (See mode selection table).

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.


It is suitable for use in program memory of microprocessor, and data memory, character generator.

The KM23C16000FP is packaged in a 64-QFP provides polarity programmable CE and OE buffer as user option mode.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A0-A19	Address Inputs
Q0-Q14	Data Outputs
Q15/A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/ $\overline{\text{CE}}$ *	Chip Enable
OE/ $\overline{\text{OE}}$ *	Output Enable
Vcc	Power (+5V)
Vss	Ground
N.C.	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to + 85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	50	mA
	I _{CC2}		f = 1.0MHz	—	25	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open		—	1	mA
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open		—	50	μA
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}		—	10	μA
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}		—	10	μA
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		-0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = -400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} =0V	—	10.0	pF
Input Capacitance	C _{IN}	V _{IN} =0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	BHE	Q ₁₅ /A-1	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
	H/L	H	Output	Operating	Q ₀ -Q ₁₅ : Dout	Active
		L	Input	Operating	Q ₀ -Q ₇ : Dout Q ₈ -Q ₁₄ : High-Z	Active

AC CHARACTERISTICS

(Ta=0° to +70°C, Vcc=5V± 10%, unless otherwise noted.)

TEST CONDITIONS

Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and CL= 100pF


READ CYCLE

Parameter	Symbol	KM23C16000FP-15		KM23C16000FP-20		KM23C16000FP-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	150		200		250		ns
Chip Enable Access Time	t _{ACE}		150		200		250	ns
Address Access Time	t _{AA}		150		200		250	ns
Output Enable Access Time	t _{OE}		70		90		110	ns
Output or Chip Disable to Output High-Z	t _{DF}		60		70		80	ns
Output Hold from Address Change	t _{OH}	10		10		10		ns

3

TIMING DIAGRAM

READ




(*1) Byte Mode only. A-1 is Least Significant Bit Address. (BHE=V_{IL})
 (*2) Word Mode only. (BHE=V_{IH})

* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.

PACKAGE DIMENSIONS

64 LEAD QUADFLAT PACKAGE (KM23C1600FP)

Unit: Inches (mm)



16M-Bit (2M × 8/1M × 16) CMOS MASK ROM

FEATURES

- **Switchable organization**
2,097,152 × 8 (byte mode)
1,048,576 × 16 (word mode)
- **Fast access time**
Random access: 150ns (max.)
Page access: 70ns (max.)
- **Supply voltage: single +5V**
- **Current consumption**
Operating: 100mA (max.)
Standby: 100µA (max.)
- **Fully static operation**
- **All inputs and outputs TTL compatible**
- **Three state outputs**
- **Polarity programmable chip enable and output enable pin**
- **Package: 42-pin, 600 mil, plastic DIP (JEDEC standard)**
44-pin, 600 mil, plastic SOP

GENERAL DESCRIPTION

The KM23C16100 is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 2,097,152 × 8 bit (byte mode) or as 1,048,576 × 16 bit (word mode) depending on BHE voltage level. (See mode selection table)

This device includes PAGE read mode function, page read mode allows two or four to eight words of data to be read fast in the same page, CE and A₃-A₁₉ should not be changed.


This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C16100 is packaged in a 42-DIP and the KM23C16100G in a 44-SOP, provides polarity programmable CE and OE buffer as user option mode.




FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A ₀ -A ₂	Page Address Inputs
A ₃ -A ₁₉	Address Inputs
Q ₀ -Q ₁₄	Data Outputs
Q ₁₅ /A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/CE*	Chip Enable
OE/OE*	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection

PIN CONFIGURATION



* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	- 0.3 to + 7.0	V
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Storage Temperature	T _{stg}	- 55 to + 150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	100	mA
	I _{CC2}		f = 1.0MHz	—	50	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA	
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open	—	100	μA	
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA	
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA	
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		- 0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = - 400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_a = 25°C, f = 1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} = 0V	—	12.0	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	BHE	Q ₁₅ /A-1	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
H/L	H/L	H	Output	Operating	Q ₀ -Q ₁₅ : D _{OUT}	Active
		L	Input	Operating	Q ₀ -Q ₇ : D _{OUT} Q ₈ -Q ₁₄ : High-Z	Active

AC CHARACTERISTICS ($T_a = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.)

TEST CONDITIONS

Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $C_L = 100\text{pF}$

READ CYCLE


Parameter	Symbol	KM23C16100(G)-15		KM23C16100(G)-20		KM23C16100(G)-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	150		200		250		ns
Chip Enable Access Time	t_{ACE}		150		200		250	ns
Address Access Time	t_{AA}		150		200		250	ns
Page Address Access Time	t_{PA}		70		90		110	ns
Output Enable Access Time	t_{OE}		70		90		110	ns
Output or Chip Disable to Output High-Z	t_{DF}		60		70		80	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

* Page Address: A_0, A_1, A_2

3

TIMING DIAGRAM


READ



(* 1) Byte Mode only. A-1 is Least Significant Bit Address. (BHE=V_{IL})

(* 2) Word Mode only. (BHE=V_{IH})

PAGE READ





* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.



PACKAGE DIMENSIONS

42 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C16100)

Unit: Inches (mm)



44 LEAD SMALL OUTLINE PACKAGE (KM23C16100G)



3

16M-Bit (2Mx8/1Mx16) CMOS MASK ROM

FEATURES

- **Switchable organization**
2,097,152 x 8 (byte mode)
1,048,576 x 16 (word mode)
- **Fast access time**
Random access: 150ns (max.)
Page access: 70ns (max.)
- **Supply voltage: single +5V**
- **Current consumption**
Operating: 100mA (max.)
Standby: 100µA (max.)
- **Fully static operation**
- **All inputs and outputs TTL compatible**
- **Three state outputs**
- **Polarity programmable chip enable and output enable pin**
- **Package: 64-pin QFP (JEDEC standard)**

GENERAL DESCRIPTION

The KM23C16100FP is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 2,097,152 x 8 bit (byte mode) or as 1,048,576 x 16 bit (word mode) depending on BHE voltage level. (See mode selection table)


This device includes PAGE read mode function, page read mode allows two or four to eight words of data to be read fast in the same page, CE and A₃-A₁₉ should not be changed.

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C16100FP is packaged in a 64-QFP provides polarity programmable CE and OE buffer as user option mode.


FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A ₀ -A ₂	Page Address Inputs
A ₃ -A ₁₉	Address Inputs
Q ₀ -Q ₁₄	Data Outputs
Q ₁₅ /A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/CE*	Chip Enable
OE/OE*	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection

* User Selectable Polarity

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	- 0.3 to + 7.0	V
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Storage Temperature	T _{stg}	- 55 to + 150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions		Min	Max	Unit
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	100	mA
	I _{CC2}		f = 1.0MHz	—	50	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open		—	1	mA
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open		—	100	μA
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}		—	10	μA
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}		—	10	μA
Input High Voltage, All Inputs	V _{IH}			2.2	V _{CC} + 0.3	V
Input Low Voltage, All Inputs	V _{IL}			- 0.3	0.8	V
Output High Voltage Level	V _{OH}	I _{OH} = - 400μA		2.4	—	V
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA		—	0.4	V

CAPACITANCE (T_a = 25°C, f = 1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} = 0V	—	12.0	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	BHE	Q ₁₅ /A-1	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
H/L	H/L	H	Output	Operating	Q ₀ -Q ₁₅ : D _{OUT}	Active
		L	Input	Operating	Q ₀ -Q ₇ : D _{OUT} Q ₈ -Q ₁₄ : High-Z	Active



AC CHARACTERISTICS ($T_a=0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{CC}=5\text{V} \pm 10\%$, unless otherwise noted.)

TEST CONDITIONS


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $C_L = 100\text{pF}$

READ CYCLE

Parameter	Symbol	KM23C16100FP-15		KM23C16100FP-20		KM23C16100FP-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	150		200		250		ns
Chip Enable Access Time	t_{ACE}		150		200		250	ns
Address Access Time	t_{AA}		150		200		250	ns
Page Address Access Time	t_{PA}		70		90		110	ns
Output Enable Access Time	t_{OE}		70		90		110	ns
Output or Chip Disable to Output High-Z	t_{DF}		60		70		80	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

TIMING DIAGRAM


READ



(* 1) Byte Mode only. A-1 is Least Significant Bit Address. (BHE=V_{IL})
 (* 2) Word Mode only. (BHE=V_{IH})

3

PAGE READ



* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.

32M-Bit (2M × 16) CMOS MASK ROM

FEATURES

- 2,097,152 × 16 bit organization
- Fast access time: 150ns (max.)
- Supply voltage: single +5V
- Current consumption
Operating: 60mA (max.)
Standby: 100 μ A (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Polarity programmable chip enable and output enable pin
- Package: 42-pin, 600 mil, plastic DIP (JEDEC standard)

GENERAL DESCRIPTION

The KM23C32000 is a fully static mask programmable ROM organized 2,097,152 × 16 bit. It is fabricated using silicon gate CMOS process technology.


This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C32000 is packaged in a 42-DIP provides polarity programmable CE and OE buffer as user option mode.




FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A ₀ -A ₂₀	Address Inputs
Q ₀ -Q ₁₅	Data Outputs
CE/ \overline{CE} *	Chip Enable
OE/ \overline{OE} *	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground

* User Selectable Polarity

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to +85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	60	mA
	I _{CC2}		f = 1.0MHz	—	30	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open		—	1	mA
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open		—	100	μA
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}		—	10	μA
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}		—	10	μA
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		-0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = -400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_a = 25°C, f = 1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} = 0V	—	12.0	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	Mode	Data	Power
L/H	X	Standby	High-Z	Standby
H/L	L/H	Operating	High-Z	Active
	H/L	Operating	D _{OUT}	Active

AC CHARACTERISTICS

(Ta=0° to +70°C, VCC=5V± 10%, unless otherwise noted.)

TEST CONDITIONS


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and CL=100pF

READ CYCLE

Parameter	Symbol	KM23C32000-15		KM23C32000-20		KM23C32000-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	150		200		250		ns
Chip Enable Access Time	t _{ACE}		150		200		250	ns
Address Access Time	t _{AA}		150		200		250	ns
Output Enable Access Time	t _{OE}		70		90		110	ns
Output or Chip Disable to Output High-Z	t _{DF}		60		70		80	ns
Output Hold from Address Change	t _{OH}	10		10		10		ns

TIMING DIAGRAM

READ




* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.

PACKAGE DIMENSIONS

42 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C32000)

Unit: Inches (mm)



32M-Bit (4M × 8/2M × 16) CMOS MASK ROM

FEATURES

- **Switchable organization**
4,194,304 × 8 (byte mode)
2,097,152 × 16 (word mode)
- **Fast access time: 150ns (max.)**
- **Supply voltage: single +5V**
- **Current consumption**
Operating: 60mA (max.)
Standby: 100µA (max.)
- **Fully static operation**
- **All inputs and outputs TTL compatible**
- **Three state outputs**
- **Polarity programmable chip enable and output enable pin**
- **Package: 44-pin, 600 mil, plastic SOP**

GENERAL DESCRIPTION

The KM23C32000G is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and its organization either as 4,194,304 × 8 bit (byte mode) or as 2,097,152 × 16 bit (word mode) depending on BHE voltage level. (See mode selection table).


This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.


The KM23C32000G in a 44-SOP, provides polarity programmable CE and OE buffer as user option mode.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₂₀	Address Inputs
Q ₀ -Q ₁₄	Data Outputs
Q ₁₅ /A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/ $\overline{\text{CE}}$ *	Chip Enable
OE/ $\overline{\text{OE}}$ *	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection

* User Selectable Polarity

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to + 85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	60	mA
	I _{CC2}		f = 1.0MHz	—	30	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open		—	1	mA
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open		—	100	μA
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}		—	10	μA
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}		—	10	μA
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		-0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = -400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_a = 25°C, f = 1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} = 0V	—	12.0	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	BHE	Q _{15/A-1}	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
		H	Output	Operating	Q ₀ -Q ₁₅ : Dout	Active
	H/L	L	Input	Operating	Q ₀ -Q ₇ : Dout Q ₈ -Q ₁₄ : High-Z	Active

AC CHARACTERISTICS

(Ta=0° to +70°C, Vcc=5V± 10%, unless otherwise noted.)

TEST CONDITIONS

Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and CL=100pF


READ CYCLE

Parameter	Symbol	KM23C32000G-15		KM23C32000G-20		KM23C32000G-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	150		200		250		ns
Chip Enable Access Time	t _{ACE}		150		200		250	ns
Address Access Time	t _{AA}		150		200		250	ns
Output Enable Access Time	t _{OE}		70		90		110	ns
Output or Chip Disable to Output High-Z	t _{DF}		60		70		80	ns
Output Hold from Address Change	t _{OH}	10		10		10		ns



TIMING DIAGRAM

READ




(* 1) Byte Mode only. A-1 is Least Significant Bit Address. (BHE=V_{IL})

(* 2) Word Mode only. (BHE=V_{IH})

* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.

44 LEAD SMALL OUTLINE PACKAGE (KM23C32000G)

Unit: Inches (mm)



32M-Bit (4M × 8/2M × 16) CMOS MASK ROM

FEATURES

- **Switchable organization**
4,194,304 × 8 (byte mode)
2,097,152 × 16 (word mode)
- **Fast access time: 150ns (max.)**
- **Supply voltage: single +5V**
- **Current consumption**
Operating: 60mA (max.)
Standby: 100µA (max.)
- **Fully static operation**
- **All inputs and outputs TTL compatible**
- **Three state outputs**
- **Polarity programmable chip enable and output enable pin**
- **Package: 64-pin QFP (JEDEC standard)**

GENERAL DESCRIPTION


The KM23C32000FP is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 4,194,304 × 8 bit (byte mode) or as 2,097,152 × 16 bit (word mode) depending on BHE voltage level. (See mode selection table).

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.


It is suitable for use in program memory of microprocessor, and data memory, character generator.

The KM23C32000FP is packaged in a 64-QFP provides polarity programmable CE and OE buffer as user option mode.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₂₀	Address Inputs
Q ₀ -Q ₁₄	Data Outputs
Q ₁₅ /A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/ \overline{CE} *	Chip Enable
OE/ \overline{OE} *	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection

* User Selectable Polarity



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to + 85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open, f = 7MHz	—	60	mA
	I _{CC2}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open, f = 1MHz	—	30	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open	—	100	μA
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V
Input Low Voltage, All Inputs	V _{IL}		-0.3	0.8	V
Output High Voltage Level	V _{OH}	I _{OH} = -400μA	2.4	—	V
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V

CAPACITANCE (T_a = 25°C, f = 1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} = 0V	—	12.0	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	BHE	Q ₁₅ /A-1	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
	H/L	H	Output	Operating	Q ₀ -Q ₁₅ : Dout	Active
		L	Input	Operating	Q ₀ -Q ₇ : Dout Q ₈ -Q ₁₄ : High-Z	Active

AC CHARACTERISTICS

(Ta=0° to +70°C, VCC=5V± 10%, unless otherwise noted.)

TEST CONDITIONS

Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and CL=100pF


READ CYCLE

Parameter	Symbol	KM23C32000FP-15		KM23C32000FP-20		KM23C32000FP-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	150		200		250		ns
Chip Enable Access Time	t _{ACE}		150		200		250	ns
Address Access Time	t _{AA}		150		200		250	ns
Output Enable Access Time	t _{OE}		70		90		110	ns
Output or Chip Disable to Output High-Z	t _{DF}		60		70		80	ns
Output Hold from Address Change	t _{OH}	10		10		10		ns

3

TIMING DIAGRAM

READ




(* 1) Byte Mode only. A-1 is Least Significant Bit Address. (BHE=V_{IL})
 (* 2) Word Mode only. (BHE=V_{IH})

* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.

PACKAGE DIMENSIONS

64 LEAD QUADFLAT PACKAGE (KM23C32000FP)

Unit: Inches (mm)



32M-Bit (2M × 16) CMOS MASK ROM

FEATURES

- 2,097,152 × 16 bit organization
- Fast access time
Random access: 150ns (max.)
Page access: 70ns (max.)
- Supply voltage: single +5V
- Current consumption
Operating: 100mA (max.)
Standby: 100 μ A (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Polarity programmable chip enable and output enable pin
- Package: 42-pin, 600 mil, plastic DIP (JEDEC standard)

GENERAL DESCRIPTION

The KM23C32100 is a fully static mask programmable ROM organized 2,097,152 × 16 bit. It is fabricated using silicon gate CMOS process technology.


This device includes PAGE read mode function, page read mode allows two or four to eight words of data to be read fast in the same page, CE and A₃-A₂₀ should not be changed.

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C32100 is packaged in a 42-DIP provides polarity programmable CE and OE buffer as user option mode.


FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A ₀ -A ₂	Page Address Inputs
A ₃ -A ₂₀	Address Inputs
Q ₀ -Q ₁₅	Data Outputs
CE/ \overline{CE} *	Chip Enable
OE/ \overline{OE} *	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground

* User Selectable Polarity

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	- 0.3 to + 7.0	V
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Storage Temperature	T _{stg}	- 55 to + 150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	100	mA
	I _{CC2}		f = 1.0MHz	—	50	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA	
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open	—	100	μA	
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA	
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA	
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		- 0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = - 400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_a = 25°C, f = 1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} = 0V	—	12.0	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/CE	OE/OE	Mode	Data	Power
L/H	X	Standby	High-Z	Standby
H/L	L/H	Operating	High-Z	Active
	H/L	Operating	D _{OUT}	Active

AC CHARACTERISTICS ($T_a = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, unless otherwise noted.)

TEST CONDITIONS

Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $C_L = 100\text{pF}$

READ CYCLE


Parameter	Symbol	KM23C32100-15		KM23C32100-20		KM23C32100-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	150		200		250		ns
Chip Enable Access Time	t_{ACE}		150		200		250	ns
Address Access Time	t_{AA}		150		200		250	ns
Page Address Access Time	t_{PA}		70		90		110	ns
Output Enable Access Time	t_{OE}		70		90		110	ns
Output or Chip Disable to Output High-Z	t_{DF}		60		70		80	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

* Page Address: A_0, A_1, A_2


3

TIMING DIAGRAM

READ



PAGE READ




* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.

PACKAGE DIMENSIONS

42 LEAD PLASTIC DUAL IN LINE PACKAGE (KM23C32100)

Unit: Inches (mm)



32M-Bit (4M × 8/2M × 16) CMOS MASK ROM

FEATURES

- **Switchable organization**
4,194,304 × 8 (byte mode)
2,097,152 × 16 (word mode)
- **Fast access time**
Random access: 150ns (max.)
Page access: 70ns (max.)
- **Supply voltage: single +5V**
- **Current consumption**
Operating: 100mA (max.)
Standby: 100µA (max.)
- **Fully static operation**
- **All inputs and outputs TTL compatible**
- **Three state outputs**
- **Polarity programmable chip enable and output enable pin**
- **Package: 44-pin, 600 mil, plastic SOP**

GENERAL DESCRIPTION

The KM23C32100G is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 4,194,304 × 8 bit (byte access mode) or as 2,097,152 × 16 bit (word mode) depending on BHE voltage level. (See mode selection table).


This device includes PAGE read mode function, page read mode allows two or four to eight words of data to be read fast in the same page, CE and A₃-A₂₀ should not be changed.

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C32100G in a 44-SOP, provides polarity programmable CE and OE buffer as user option mode.


FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A ₀ -A ₂	Page Address Inputs
A ₃ -A ₂₀	Address Inputs
Q ₀ -Q ₁₄	Data Outputs
Q ₁₅ /A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/CE*	Chip Enable
OE/OE*	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection

* User Selectable Polarity

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	- 0.3 to + 7.0	V
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Storage Temperature	T _{stg}	- 55 to + 150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	100	mA
	I _{CC2}		f = 1.0MHz	—	50	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA	
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open	—	100	μA	
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA	
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA	
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		- 0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = - 400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_a = 25°C, f = 1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} = 0V	—	12.0	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	BHE	Q ₁₆ /A-1	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
H/L	H/L	H	Output	Operating	Q ₀ -Q ₁₅ : D _{OUT}	Active
		L	Input	Operating	Q ₀ -Q ₇ : D _{OUT} Q ₈ -Q ₁₄ : High-Z	Active

AC CHARACTERISTICS ($T_a = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, unless otherwise noted.)

TEST CONDITIONS

Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $C_L = 100\text{pF}$


READ CYCLE

Parameter	Symbol	KM23C32100G-15		KM23C32100G-20		KM23C32100G-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	150		200		250		ns
Chip Enable Access Time	t_{ACE}		150		200		250	ns
Address Access Time	t_{AA}		150		200		250	ns
Page Address Access Time	t_{PA}		70		90		110	ns
Output Enable Access Time	t_{OE}		70		90		110	ns
Output or Chip Disable to Output High-Z	t_{DF}		60		70		80	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

* Page Address: A_0, A_1, A_2


TIMING DIAGRAM

READ



(* 1) Byte Mode only. A-1 is Least Significant Bit Address. (BHE=V_{IL})
 (* 2) Word Mode only. (BHE=V_{IH})

PAGE READ




* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.

3

PACKAGE DIMENSIONS

44 LEAD SMALL OUTLINE PACKAGE (KM23C32100G)

Unit: Inches (mm)



32M-Bit (4M × 8/2M × 16) CMOS MASK ROM

FEATURES

- Switchable organization
4,194,304 × 8 (byte mode)
2,097,152 × 16 (word mode)
- Fast access time
Random access: 150ns (max.)
Page access: 70ns (max.)
- Supply voltage: single +5V
- Current consumption
Operating: 100mA (max.)
Standby: 100µA (max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Polarity programmable chip enable and output enable pin
- Package: 64-pin QFP (JEDEC standard)

GENERAL DESCRIPTION

The KM23C32100FP is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 4,194,304 × 8 bit (byte mode) or as 2,097,152 × 16 bit (word mode) depending on BHE voltage level. (See mode selection table).


This device includes PAGE read mode function, page read mode allows two or four to eight words of data to be read fast in the same page, CE and A₃-A₂₀ should not be changed.

This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.


It is suitable for use in program memory of micro-processor, and data memory, character generator.

The KM23C32100FP is packaged in a 64-QFP, provides polarity programmable CE and OE buffer as user option mode.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₂	Page Address Inputs
A ₃ -A ₂₀	Address Inputs
Q ₀ -Q ₁₄	Data Outputs
Q ₁₅ /A-1	Output 15 (Word mode)/ LSB Address (Byte mode)
BHE	Word/Byte Selection
CE/CE*	Chip Enable
OE/OE*	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection

* User Selectable Polarity



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN}	- 0.3 to + 7.0	V
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Storage Temperature	T _{stg}	- 55 to + 150	°C

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC1}	$\overline{CE} = \overline{OE} = V_{IL}$, all output open	f = 6.7MHz	—	100	mA
	I _{CC2}		f = 1.0MHz	—	50	mA
Standby Current (TTL)	I _{SB1}	$\overline{CE} = V_{IH}$, all output open	—	1	mA	
Standby Current (CMOS)	I _{SB2}	$\overline{CE} = V_{CC}$, all output open	—	100	μA	
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}	—	10	μA	
Output Leakage Current	I _{LO}	V _{OUT} = 0 to V _{CC}	—	10	μA	
Input High Voltage, All Inputs	V _{IH}		2.2	V _{CC} + 0.3	V	
Input Low Voltage, All Inputs	V _{IL}		- 0.3	0.8	V	
Output High Voltage Level	V _{OH}	I _{OH} = - 400μA	2.4	—	V	
Output Low Voltage Level	V _{OL}	I _{OL} = 2.1mA	—	0.4	V	

CAPACITANCE (T_A = 25°C, f = 1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} = 0V	—	12.0	pF
Input Capacitance	C _{IN}	V _{IN} = 0V	—	10.0	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CE/ \overline{CE}	OE/ \overline{OE}	BHE	Q ₁₅ /A-1	Mode	Data	Power
L/H	X	X	X	Standby	High-Z	Standby
H/L	L/H	X	X	Operating	High-Z	Active
H/L	H/L	H	Output	Operating	Q ₀ -Q ₁₅ : D _{OUT}	Active
		L	Input	Operating	Q ₀ -Q ₇ : D _{OUT} Q ₈ -Q ₁₄ : High-Z	Active

AC CHARACTERISTICS ($T_a=0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{CC}=5\text{V} \pm 10\%$, unless otherwise noted.)**TEST CONDITIONS**


Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $C_L = 100\text{pF}$

READ CYCLE

Parameter	Symbol	KM23C32100FP-15		KM23C32100FP-20		KM23C32100FP-25		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	150		200		250		ns
Chip Enable Access Time	t_{ACE}		150		200		250	ns
Address Access Time	t_{AA}		150		200		250	ns
Page Address Access Time	t_{PA}		70		90		110	ns
Output Enable Access Time	t_{OE}		70		90		110	ns
Output or Chip Disable to Output High-Z	t_{DF}		60		70		80	ns
Output Hold from Address Change	t_{OH}	10		10		10		ns

TIMING DIAGRAM


READ



(* 1) Byte Mode only. A-1 is Least Significant Bit Address. (BHE=V_{IL})

(* 2) Word Mode only. (BHE=V_{IH})

PAGE READ



* After power up, in order to prevent wrong operation of special application, dummy cycle of CE or any address input (Min. 80ns) is required.

NOTES

A large, empty rectangular box with a thin black border, occupying most of the page below the 'NOTES' header. It is intended for handwritten notes.



SALES OFFICES and MANUFACTURER'S REPRESENTATIVES

4



SAMSUNG SEMICONDUCTOR SALES OFFICES-U.S.A.

Northwest

3655 North First Street
San Jose, CA 95135
(408) 954-7000
FAX: (408) 954-7883

North Central

901 Warrenville Road
Suite 120
Lisle, IL 60532-1359
(708) 852-2011
FAX: (708) 852-3096

North East

20 Mail Road
Suite 410
Burlington, MA 01803
(617) 273-4888
FAX: (617) 273-9363

Southwest

16253 Laguna Canyon Road
Suite 100
Irvine, CA 92718
(714) 753-7530
FAX: (714) 753-7544

South Central

15851 Dallas Parkway
Suite 840
Dallas, TX 75248-3307
(214) 770-7970
FAX: (214) 770-7971

Southeast

802 Greenvalley Road
Suite 204
Greensboro, NC 27408
(919) 370-1600
FAX: (919) 370-1633

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

ALABAMA

SOUTHERN COMPONENT SALES TEL: (205) 533-6500
FAX: (205) 533-6578
307 Clinton Ave. East
Suite 413
Huntsville, AL 35801

ARIZONA

O'DONNELL ASSOCIATES TEL: (602) 944-9542
FAX: (602) 861-2615
2432 W. Peoria Ave.
Suite 1026
Phoenix, AZ 85029

CALIFORNIA

BESTRONICS TEL: (619) 693-1111
FAX: (619) 693-1963
9683 Tiero Grande Street
Suite #102
San Diego, CA 92126

I-SQUARED TEL: (408) 988-3400
FAX: (408) 988-2079
3350 Scott Blvd.
Building 10
Santa Clara, CA 95054

WESTAR REP COMPANY TEL: (714) 832-3325
FAX: (714) 832-7894
2472 Chambers Road
Suite 100
Tustin, CA 92680

WESTAR REP COMPANY TEL: (310) 539-2156
FAX: (310) 539-2564
25202 Crenshaw Blvd.
Suite 217
Torrance, CA 90505

WESTAR REP COMPANY TEL: (818) 880-0594
FAX: (818) 880-5013
26500 Agoura Rd.
Suite 204
Calabasas, CA 91302

CANADA

INTELTECH, INC. TEL: (403) 230-3190
FAX: (403) 230-3183
218 Third Ave., NE
Calgary, Alberta T2E 0H2

INTELTECH, INC. TEL: (416) 629-0082
FAX: (416) 629-1795
1115 Crestlawn Drive
Suite 1

Mississauga, Ontario L4W1A7

INTELTECH, INC. TEL: (613) 596-1876
FAX: (613) 596-2442
6 Bentworth Crescent
Nepean, Ontario K2G 3X2

COLORADO

FRONT RANGE MARKETING TEL: (303) 443-4780
FAX: (303) 447-0371
3100 Arapahoe Road
Suite 404
Boulder, CO 80303

CONNECTICUT

PHOENIX SALES TEL: (203) 496-7709
FAX: (203) 496-0912
248 Main Street
Torrington, CT 06790

FLORIDA

B/B TECH SALES TEL: (305) 477-0341
FAX: (305) 477-0343
3900 N.W. 79th Avenue
Suite 636
Miami, FL 33166

DYNE-A-MARK TEL: (407) 831-2822
FAX: (407) 834-4524
101 Sunnytown Rd.
Suite 110
Casselberry, FL 32707

DYNE-A-MARK TEL: (305) 771-6508
FAX: (305) 772-0114
1001 NW 62nd Street
Suite 300N
Fort Lauderdale, FL 33309

DYNE-A-MARK TEL: (407) 725-7470
FAX: (407) 984-2718
742 Penguin Ave., NE
Palm Bay, FL 32905

GEORGIA

SOUTH ATLANTIC COMPONENT SALES
3300 Holcomb Bridge Road TEL: (404) 447-6154
Suite 210 FAX: (404) 447-6714
Norcross, GA 30092

ILLINOIS

DAVIX INTERNATIONAL LTD.
1655 N. Arlington Heights Rd. TEL: (708) 259-5300
Suite 302 East FAX: (708) 259-5428
Arlington Heights, IL 60004

INDIANA

GEN II MARKETING, INC. TEL: (317) 848-3083
FAX: (317) 848-1264
3003 E. 96th Street
Suite 102
Indianapolis, IN 46240

INDIANA (Continued)

GEN II MARKETING, INC TEL: (219) 436-4485
 4803 Oak Mast Trail FAX: (219) 436-4485
 Ft. Wayne, IN 46804

IOWA

ASSOCIATED ELECTRONIC MARKETERS, INC.
 4001 Shady Oak TEL: (319) 377-1129
 Marion, IA 52302 FAX: (319) 377-1539

KANSAS

ASSOCIATED ELECTRONIC MARKETERS, INC.
 8843 Long St. TEL: (913) 888-0022
 Lenexa, KS 66215 FAX: (913) 888-4848

KENTUCKY

GEN II MARKETING, INC. TEL: (502) 491-5250
 8819 Roman Court FAX: (502) 491-5250
 Louisville, KY 40291

MARYLAND

PAROGEM, INC. TEL: (301) 269-1898
 1419 Forest Drive FAX: (301) 974-8170
 Annapolis, MD 21403

MASSACHUSETTS

NEW TECH SOLUTIONS, INC. TEL: (617) 229-8888
 111 South Bedford Street FAX: (617) 229-1614
 Suite 102
 Burlington, MA 01803

MICHIGAN

JENSEN C.B. TEL: (313) 643-0506
 2145 Crooks Rd. FAX: (313) 643-4735
 Troy, MI 48084

JMJ & ASSOCIATES TEL: (616) 774-9480
 678 Front Street FAX: (616) 454-2680
 Grand Rapids, MI 49504

MINNESOTA

GP SALES, INC. TEL: (612) 831-2362
 7600 Parklawn FAX: (612) 831-2619
 Suite 315
 Edina, MN 55435

MISSOURI

ASSOCIATED ELECTRONIC MARKETERS, INC.
 11520 St. Charles Rock Rd. TEL: (314) 298-9900
 Suite 131 FAX: (314) 298-8660
 Bridgeton, MO 63044

NEW MEXICO

O'DONNELL ASSOCIATES TEL: (505) 889-4522
 3200 Carlisle Blvd. NE FAX: (505) 889-4598
 Suite 119
 Albuquerque, NM 87110

NEW YORK

NEPTUNE ELEC. TEL: (516) 349-1600
 255 Executive Dr. FAX: (516) 349-1343
 Suite 211
 Plainview, NY 11803

T-SQUARED TEL: (315) 463-8592
 6443 Ridings Road FAX: (315) 463-1002
 Syracuse, NY 13206

T-SQUARED TEL: (716) 924-9101
 7353 Victor-Pittsford Road FAX: (716) 924-4946
 Victor, NY 14564

NORTH CAROLINA

SOUTH ATLANTIC COMPONENT SALES
 4904 Waters Edge Drive TEL: (919) 859-9970
 Suite 268 FAX: (919) 859-9974
 Raleigh, NC 27606

OHIO

J.N. BAILEY & ASSOCIATES TEL: (513) 687-1325
 129 W. Main Street FAX: (513) 687-2930
 New Lebanon, OH 45345

J.N. BAILEY & ASSOCIATES TEL: (614) 262-7274
 2978 Findley Avenue FAX: (614) 262-0384
 Columbus, OH 43202

J.N. BAILEY & ASSOCIATES TEL: (216) 273-3798
 1667 Devonshire Drive FAX: (216) 225-1461
 Brunswick, OH 44212

OREGON

ATMI TEL: (503) 643-8307
 4900 SW Griffith FAX: (503) 643-4364
 Suite 105
 Beaverton, OR 97005

PENNSYLVANIA

CMS SALES & MARKETING TEL: (215) 834-6840
 527 Plymouth Road FAX: (215) 834-6848
 Suite 420
 Plymouth Meeting, PA 19462

BAILEY, J.N. & ASSOC. TEL: (412) 568-1392
 1660 Hancock Avenue FAX: (412) 568-1479
 Apollo, PA 15613

PUERTO RICO

DIGIT-TECH
 P.O. Box 1945 TEL: (809) 892-4260
 Calle Cruz #2 FAX: (809) 892-3366
 Bajos, San German
 Puerto Rico 00753

SOUTH CAROLINA

SOUTH ATLANTIC COMPONENT SALES
 305 West Royal Tower Dr. TEL: (803) 732-0816
 Irmo, SC 29063 FAX: (803) 732-0816

TENNESSEE

SOUTH ATLANTIC COMPONENT SALES
 740 Shady Springs Lane TEL: (615) 693-6104
 Knoxville, TN 37923 FAX: (615) 693-6104

TEXAS

VIELOCK ASSOCIATES TEL: (214) 881-1940
 555 Republic Drive FAX: (214) 423-8556
 Suite 105
 Plano, TX 75074

VIELOCK ASSOCIATES TEL: (512) 345-8498
 9430 Research Blvd. FAX: (512) 346-4037
 Echelon Bldg. 2, Suite 330
 Austin, TX 78759

VIELOCK ASSOCIATES TEL: (713) 974-3287
 10700 Richmond Avenue FAX: (713) 974-3289
 Suite 108
 Houston, TX 77042

UTAH

FRONT RANGE MARKETING, INC.
 480 E. 6400 South TEL: (801) 566-2500
 Suite 155 FAX: (801) 556-2951
 Murray, UT 84107

WASHINGTON

ATMI TEL: (206) 869-7636
 8521 154th Ave., NE FAX: (206) 869-9841
 Redmond, WA 98052

WISCONSIN

DAVIX INTERNATIONAL LTD. TEL: (414) 255-1600
 N91 W17194 Appleton Avenue FAX: (414) 255-1863
 Menomonee Falls, WI 53051

SAMSUNG SEMICONDUCTOR SALES OFFICES-EUROPE

<p>SAMSUNG SEMICONDUCTOR EUROPE GmbH Mergenthaler Allee 38-40 6236 Eschborn (Germany) TEL: 0049-6196-90090 FAX: 0049-6196-900989 TLX: 4072678</p> <p>MÜNCHEN Carl-Zeiss-Ring 9 8045 Ismaning Bei München TEL: 0049-89-964838 FAX: 0049-89-964873</p>	<p>MILANO Viale G. Matteotti, 26 I-20095 Cusano Milanino TEL: 0039-2-66400181 FAX: 0039-2-6192279</p> <p>LONDON Samsung House 3 Riverbank Way Great West Road Brentford Middlesex TW8 9RE TEL: 0044-81-8629300 FAX: 0044-81-5680528 TLX: 25823</p>	<p>PARIS Centre d'Affaires La Boursidiere RN 186, Bat. Bourgogne, BP 202 92357 Le Plessis-Robinson TEL: 0033-1-40940700 FAX: 0033-1-40940216</p> <p>STOCKHOLM Bergkaellavaegen 32 P.O. Box 319 S-19130 Sollentuna TEL: 0046-8-6269626 FAX: 0046-8-6268638</p>	<p>BARCELONA Diagonal 605, Planta 5 E-08028 Barcelona TEL: 0034-3-4107760 FAX: 0034-3-4108816</p> <p>BELGIUM Rue de Geneve 10, B3 B-1140 Brussels TEL: 0032-2-2456510 FAX: 0032-2-2456313</p>
--	--	---	---

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

EUROPE

AUSTRIA

SATRON HANDELSGESELLSCHAFT mbH
Hoffmeistergasse 8-10
A-1120 Wien
TEL: 0043-222-8123020
FAX: 0043-222-859593
TLX: 047-75311851

BELGIUM

INELCO ELECTRONICS COMPONENTS DIVISION
Oorlogkniselaan 94
B-1120 Brussels
TEL: 0032-2-2442911
FAX: 0032-2-2164606
TLX: 046-25820

DENMARK

EXATEC A/S
Dortheavej 1-3
DK-2400 Kopenhagen NV
TEL: 00453-1-191022
FAX: 00453-1-193120
TLX: 27253

FINLAND

FINDIP
P.O. Box 64, Vitikka 1
SF-02631
Espoo
TEL: 00358-0-5284325
FAX: 00358-0-5284333
TLX: 057-124426

FRANCE

OMNITECH
Bâtiment Evolic 1 165,
Boulevard de Valmy
F-92705 Colombes
TEL: 0033-1-47601247
FAX: 0033-1-47601582
TLX: 042-613890

SONEL-ROHE
6, Rue le Corbusier
Silic 424
F-94583 Rungis, Cedex
TEL: 0033-1-46868170
FAX: 0033-1-45605549
TLX: 042-206952

GERMANY

ASTRONIC GmbH
Grünwalder Weg 30
D-8024 Deisenhofen
TEL: 0049-89-6130303
FAX: 0049-89-6131668
TLX: 5216187

CANNING ELECTRONIC DISTRIBUTION GmbH
Laatzener Str. 19
Postfach 721226
D-3000 Hannover 72
TEL: 0049-551-876004
FAX: 0049-551-876004
TLX: 923509

MSC VERTRIEBS GmbH
Industrie Str. 16
Postfach 1380
D-7513 Stutensee 3
TEL: 0049-7249-7580
FAX: 0049-7249-7993
TLX: 465230

MICRONETICS GmbH
Weil Der Staedter Str. 45
D-7253 Renningen 1
TEL: 0049-7159-6019
FAX: 0049-7159-5119
TLX: 724708

SILCOM ELECTRONICS VERTRIEBS GmbH
Hindenburg Str. 284
D-4050 Mönchengladbach
TEL: 0049-2161-15074
FAX: 0049-2161-183313
TLX: 852189

ITALY

DIS. EL. SPA
Via Orbetello 98
I-10148 Torino
TEL: 0039-11-291930
FAX: 0039-11-2919380

MOXEL S.R.L.
Via C. Frova, 34
I-20092 Cinisello Balsamo
TEL: 0039-2-61290521
FAX: 0039-2-6172582
TLX: 043-352045

FANTON COMPONENTS S.R.L.
Via O. Simoni, 5
I-40011 Anzola dell' Emilia
TEL: 0039-51-735015
FAX: 0039-51-735013

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

GBC ITALIANA S.R.L.

REDIST Division, TEL: 0039-2-617931
V. LE Matteotti 66 FAX: 0039-2-61290092
20092 Cinisello Balsamo TLX: 315366 GBC TERI
MI Italy

THE NETHERLANDS

MALCHUS BV HANDEIMIJ

Fokkerstraat 511-513 TEL: 0031-10-4277777
Postbus 48 FAX: 0031-10-4154867
NI-3125 BD Schiedam TLX: 044-21598

SPAIN

SEMICONDUCTOR S.A.

Ronda General Mitre TEL: 0034-3-2172340
240 Bjs FAX: 0034-3-2176598
E-08006 Barcelona TLX: 052-97787

SWEDEN

MIKO COMPONENTS

Segersbyvaegen 3 TEL: 0046-753-89080
P.O. Box 2001 FAX: 0046-753-75340
S-14502 Norsborg TLX: 054-15023

SWITZERLAND

PANATEL AG

Hard Str. 72 TEL: 0041-56275500
5430 Wettingen Schweiz FAX: 0041-56275511
TLX: 045-868763

UNITED KINGDOM

BYTECH COMPONENTS LIMITED

12a Cedarwood Chineham TEL: 0044-256-707107
Business Park Crockford FAX: 0044-256-707162
Lane Chineham Basingstroke
Hampshire RG24 OWD

ICE ELECTRONICS LTD.

31-32 Stephenson Road TEL: 0044-480-496466
Burrel Road Industrial Estate FAX: 0044-480-496621
St. Ives Cambridge TLX: 329244
PE17 4WJ

ITT MULTICOMPONENTS LTD.

346 Edinburgh Avenue TEL: 0044-753-824212
Slough Berkshire SL1 4TU FAX: 0044-753-824160
TLX: 849808

NELTRONIC LIMITED

John F. Kennedy Road TEL: 00353-1-503560
Naas Road Dublin 12 FAX: 00353-1-552789
Ireland TLX: 93556

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

ASIA

HONG KONG

AV, CONCEPT LTD.
ROOM 802-804, Tower A, 8/FI., TEL: 3629325
Hungghom Commercial Centre, FAX: 7643108
37-39 MA Tau Wai Road, TLX: 52362 ADVCC HX
Hungghom, Kowloon,
Hong Kong

PROTECH COMPONENTS LTD.
Unit 2, 3/F, Wah Shing Centre, TEL: 7930882
11 Shing Yip Street, FAX: 7930811
Kwun Tong, Kowloon,
Hong Kong

WISEWORLD ELECTRONICS LTD.
Room 708, Tower A, 7/FI., TEL: 7658923
Hungghom Commercial Centre, FAX: 3636203
37-39 Ma Tau Wai Road, Hungghom,
Kowloon, Hong Kong

RIGHT SYSTEM ELECTRONICS LTD.
Room A, 11/F, Tonic Ind. TEL: 7566331
Centre, 26 Kaicheung Road, FAX: 7998985
Kowloon Bay, Kowloon, TLX: 52896 OSPCL HX
Hong Kong

IBDT HK LTD. (CHINA AREA)
Room 605, Arion Commercial TEL: 815-6000
Centre, 2-12, Queen's Road, FAX: 815-3725
West, Hong Kong

SOLARI COMPUTER ENGINEERING LTD.
(4 BIT/8 BIT ONE CHIP SOFTWARE HOUSE)
Room 2018-2025, Tower 1, TEL: 418-0988
Metroplaza, Kwai Fong, FAX: 418-0887
N.T., Hong Kong

DATAWORLD INTERNATIONAL LTD.
(MIYUKI ELECTRONICS (HK) LTD.)
(ASIC DESIGN HOUSE)
Flat No. 3-4, 5/FI., TEL: 7862611
Yuen Shing Ind. Bldg., FAX: 7856213
1033, Yee Kuk Street, West, TLX: 45876 MYK HX
Kowloon, Hong Kong

SYNTHESIS SYSTEMS DESIGN, LTD.
(ASIC DESIGN HOUSE)
Unit 4, 12/F, Chai Wan Ind. City, TEL: 557-1102
Phase 2, No. 70, Wing Tai Road, FAX: 889-2962
Chai Wan, Hong Kong

TAIWAN

YOSUN INDUSTRIAL CORP.
7F, No. 76, Sec. 1, TEL: (02) 788-1991
Cheng Kung Rd. Nan Kang, FAX: (02) 788-1996
Taipei, R.O.C.

KINREX CORP.
13F, No. 59, Sec. 2, TEL: 02-700-4686—9
Tun Hwa S. Rd, Taipei, FAX: 02-704-2482
Taiwan, R.O.C. TLX: 20402 KINREX

SANT SONG CORP.
15F-2, Na 76, Sec. 2, TEL: (02) 703-1767
Tun Hwa S. Rd. Taipei, FAX: (02) 704-0645
Taiwan, R.O.C.

JAPAN

TOMEN ELECTRONICS CORP.
1-1 Uchisaiwa-Cho 2 Chome TEL: (03) 3506-3654
Chiyoda-Ku Tokyo, 100 Japan FAX: (03) 3506-3497

RIKEI
Nichimen Bldg., TEL: (06) 201-2081
2-2 Nakanojima 2 Chome FAX: (06) 222-1185
Kita-Ku, Osaka, 530 Japan

ISECO
26-3, Kitamagome 2 chome, TEL: (03) 3777-3611
Ota-ku, Tokyo, 143, Japan FAX: (03) 3777-3614

ADO
7F Sasage Bldg., TEL: (03) 3257-2600
4-6 Sotokanda 2 Chome FAX: (03) 3251-9705
Chiyoda-Ku Tokyo, 101 Japan

MARUBUN
8-1 Nihombashi-Odenma-Cho TEL: (03) 3639-9897
Chuo-Ku Tokyo, 103 Japan FAX: (03) 3661-7433

SAMSUNG JAPAN
No. 3108 Kasumigaseki Bldg., TEL: (03) 3581-7565
3-2-5 Kasumigaseki Tokyo, FAX: (03) 3507-0923
100 Japan

SINGAPORE

ASTINA ELECTRONICS PTE. LTD.
315, Outram Road, #11-02 TEL: 65-2232221
Tan Boon Liat Building, FAX: 65-2213776
Singapore 0315

BOSTEX ELECTRONICS PTE. LTD.
190 Middle Road TEL: 65-3395713
#12-01A Fortune Centre FAX: 65-3389536
Singapore, 0718

SAMSUNG (THAILAND) CO., LTD.
15th Fl. Sathorn Thani Bldg., TEL: 662-2367642-5
92/40-41 North Sathorn Road FAX: 662-2368049
Bankok 10500, Thailand

SOUTH-WEST ELECTRONICS PTE. LTD.
30 Kallang Pudding Road, TEL: 65-7431813 (4Lines)
#04-04 Valiant Industrial Bldg., FAX: 65-7471128
Singapore, 1334

VUTIPONG ELECTRONIC CO., LTD.
51-53 Pahurat Rd, (Banmoh) TEL: 662-2266496-9
Bankok 10200, Thailand FAX: 662-2240861

YIC SINGAPORE PTE. LTD.
623, Aljunied Road, #06-08 TEL: 65-7490677
Aljunied Industrial Complex, FAX: 65-7477019
Singapore, 1438

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

INDIA

COMPONENTS AND SYSTEMS MARKETING ASSOCIATES (INDIA) PVT. LTD.
100, Dadasaheb Phalke Road, TEL: 4114585
Dadar, Bombay 400 FAX: 4112546
014 TLX: 001-4605 PDT IN

TURKEY

ELEKTRO SAN. VE TIC. KOLL STI.
Hasanpasa, Ahmet Rasim TEL: 337-2245
Sok No. 16 Kadikoy Istanbul, FAX: 336-8814
Turkey TLX: 29569 elts tr

THAILAND

VUTIPONG TRADING LTD., PART.
51-53 Pahurat Rd. (Banmoh) TEL: 221-9699-3641
Bangkok 10200 THAILAND 223-4608
FAX: 224-0861
TLX: 87470 Vutipong TH

KOREA

NAEWAE SEMICONDUCTOR CO., LTD.
710-10, Daelim-dong, TEL: 717-4065-7
Youngdeungpo-ku, 702-4407-9
Seoul, Korea FAX: 702-3924
TLX: NELCO K27419

SAMSUNG LIGHT-ELECTRONICS CO., LTD.
4th Fl. Room 2-3, TEL: 718-0045
Electronics Main Bldg., 718-9531-5
16-9, Hankangro-3ka, FAX: 718-9536
Yongsan-ku, Seoul, Korea

NEWCASTLE SEMICONDUCTOR CO., LTD.
4th Fl. Room 410-411, TEL: 718-8531-4
Electronics Main Bldg., FAX: 718-8535
16-9, Hankangro-3ka,
Yongsan-ku, Seoul, Korea

HANKOOK SEMICONDUCTOR & TELECOMMUNICATIONS CO., LTD.
402 Suite, Sowon Bldg., TEL: 338-2015-8
354-22, Seokyo-dong, Mapo-ku, FAX: 338-2983
Seoul, Korea

SEGYUNG INTERISE CORP.
Dansan Bldg., 301, 7-44 TEL: (02) 469-7969
Hwayang-dong, Sungdong-ku, FAX: (02) 469-7966
Seoul, Korea

SEGYUNG ELECTRONICS
182-2, Jangsa-dong, TEL: 273-6781-3
Jongro-ku, Seoul, Korea FAX: (02) 273-6597
TLX: K24950 SUKSEMT

SAMTEK
71, Samsung-dong, Kangnam-ku, Seoul, Korea TEL: (02) 516-3166-9
FAX: (02) 544-9650

SUNIN INDUSTRIES CO., LTD.
Sunin Bldg., 7Fl., 16-1, TEL: 718-7113-6
Hankangro-2ka, Yongsan-ku, 702-1257-9
Seoul, Korea FAX: 715-1031

SAEHAN COMPUTER CO., LTD.
Jeil Bldg., 1301, TEL: (02) 711-8300
Gongduk-dong, Mapo-ku, FAX: (02) 711-7038
Seoul, Korea

SAMSUNG SEMICONDUCTOR DISTRIBUTORS

ARIZONA

ADDED VALUE (602) 951-9788
 7741 East Gray Road
 Suite #9
 Scottsdale, AZ 85260
 FAX: (602) 952-4182

CALIFORNIA

ADDED VALUE (714) 259-8258
 1582 Parkway Loop
 Unit G
 Tustin, CA 92680
 FAX: (714) 259-0828

ADDED VALUE (619) 558-8890
 5752 Oberlin Drive
 Suite 105
 San Diego, CA 92121
 FAX: (619) 558-3018

ALL AMERICAN (800) 669-8300
 369 Van Ness Way #701
 Torrance, CA 90501
 FAX: (213) 320-7207
 (408) 943-1200

ALL AMERICAN (408) 943-1200
 2360 Qume Drive, Suite C
 San Jose, CA 95131
 FAX: (408) 943-1393

ALL AMERICAN (619) 458-5850
 5060 Shoreham Place
 Suite 200
 San Diego, CA 92122
 FAX: (619) 458-5866

I.E.C. (916) 363-6030
 9940 Business Park Drive
 Suite 145
 Sacramento, CA 95827
 FAX: (916) 362-6926

ITT Components (714) 727-4001
 5 Jenner Street
 Irvine, CA 92718
 FAX: (714) 727-2109

ITT Components (408) 453-1404
 1580 Oakland Road
 Suite #C102
 San Jose, CA 95131
 FAX: (408) 453-1407

JACO (714) 258-9003
 1541 Parkway Loop
 Suite A
 Tustin, CA 92680
 FAX: (714) 258-1909

JACO (805) 495-9998
 2282 Townsgate Road
 Suite 100
 Westlake Village, CA 91361
 FAX: (800) 266-1282
 (805) 494-3864

JACO (408) 432-9290
 2880 Zanker Road
 Suite 202
 SAN JOSE, CA 95134
 FAX: (408) 432-9298

CANADA

ACTIVE (514) 694-7710
 237 Hymus Boulevard
 Point Claire, Quebec H9R 5C7
 FAX: (514) 697-8112

ACTIVE (604) 324-7500
 100 S.E. Marine Drive
 Vancouver, BC V5X 2S3
 FAX: (604) 324-3100

ACTIVE (416) 367-2911
 100 Lombard Street
 Toronto, Ontario M5C 1M3
 FAX: (416) 367-4706

ACTIVE (514) 731-7441
 5651 Ferrier Street
 Montreal, Quebec H4AP 1N1
 FAX: (514) 731-0129

ACTIVE (403) 235-5300
 3220 5th Avenue, N.E. Bay 2
 Calgary, Alberta T2A 5N1
 FAX: (403) 248-0750

ACTIVE (204) 786-3075
 106 King Edward St., E
 Winnipeg, Manitoba R3H 0N8
 FAX: (204) 783-8133

ACTIVE (416) 238-8825
 1350 Matheson Blvd, Unit 2
 Mississauga, Ontario L4W 4M1
 FAX: (416) 238-2817

ACTIVE (403) 438-5888
 6029 103rd St.
 Edmonton, Alberta T6H 2H3
 FAX: (403) 434-0812

ACTIVE (418) 682-5775
 1990 Blvd. Charest O.
 Ste-Foy, Quebec G1N 4K8
 FAX: (418) 682-8303

ACTIVE (613) 728-7900
 1023 Merivale Road
 Ottawa, Ontario K1Z 6A6
 FAX: (613) 728-3586

ACTIVE (514) 256-7538
 6080 Metropolitan East
 Montreal, Quebec H1S 1A9
 FAX: (514) 256-4890

G.B. MICRO ELECTRONICS (514) 333-7373
 9770 Henri Bourassa W.
 Ville St. Laurent,
 Quebec H4S 1R5
 FAX: (514) 334-7707

G.B. MICRO ELECTRONICS (416) 672-6767
 2777 Thamesgate Dr.
 Mississauga, Ontario L4T 1G5
 FAX: (416) 672-6788

COLORADO

ADDED VALUE (303) 422-1701
 4090 Youngfield
 Wheat Ridge, CO 80033
 FAX: (303) 422-2529

I.E.C. (303) 292-5537
 420 East 58th Avenue
 Denver, CO 80216
 FAX: (303) 292-0114

I.E.C. (303) 292-6121
 5750 North Logan Street
 Denver, CO 80216
 FAX: (303) 297-2053

Q.P.S. (303) 343-9260
 14291 E. 4th Avenue
 Bldg. 7, Unit 208
 Aurora, CO 80011
 FAX: (303) 343-3051

CONNECTICUT

GREENE-SHAW (203) 265-3333
 65 So. Turnpike Rd.
 Wallingford, CT 06492
 FAX: (203) 265-3583

FLORIDA

ALL AMERICAN (305) 621-8282
 16085 NW 52 Avenue
 Miami, FL 33014-9317
 FAX: (305) 620-7831

ALL AMERICAN (800) 327-6237
 5009 Hiatus Road
 Sunrise, FL 33351
 FAX: (305) 749-9229

GREENE-SHAW (407) 951-3636
 270 East Drive
 Melbourne, FL 32904

JACO (407) 241-7943
 1060 Holland Drive
 Suite 3K
 Boca Raton, FL 33487
 FAX: (407) 241-7950



FLORIDA (Continued)

RM ELECTRONICS (407) 767-8005
581 East St. Rte. 434
Longwood, FL 32750
FAX: (407) 767-8165

ILLINOIS

QPS (708) 884-6620
101 E. Commerce Dr.
Suite A
Schaumburg, IL 60173
FAX: (708) 884-7573

I.E.C. (708) 843-2040
2200 N. Stronington Ave.,
Suite 210
Hoffman Estates, IL 60195
FAX: (708) 843-2320

INDIANA

RM ELECTRONICS (317) 580-9999
1329 W. 96th Street
Suite 10
Indianapolis, IN 46260
FAX: (317) 580-9615

MARYLAND

ALL AMERICAN (301) 251-1205
14636 Rothgeb Dr.
Rockville, MD 20850
FAX: (301) 251-8574

JACO (301) 995-6620
Rivers Center
10270 Old Columbia Road
Columbia, MD 21046
FAX: (301) 995-6032

MASSACHUSETTS

ALL AMERICAN (617) 246-2300
107 Audubon Road
Suite 104
Wakefield, MA 01880
FAX: (617) 246-2305

GREENE-SHAW (617) 969-8900
70 Bridge Street
Newton, MA 02195
FAX: (617) 969-4712

JACO (508) 640-0010
1053 East Street.
Tewksbury, MA 01876
FAX: (508) 640-0755

MICHIGAN

RM ELECTRONICS (616) 531-9300
4310 Roger B. Chaffee Drive
Grand Rapids, MI 49548
FAX: (616) 531-2990

MINNESOTA

ALL AMERICAN (612) 944-2151
11409 Valley View Road
Eden Prairie, MN 55344
FAX: (612) 944-9803

NEW YORK

ALL AMERICAN (516) 981-3935
711-2 Koehler Ave.
Ronkonkoma, NY 11779
FAX: (516) 981-3947

CAM/RPC (716) 427-7535
2975 Brighton Henrietta Road
Rochester, NY 14623
FAX: (716) 427-7559

JACO (516)-273-5500
145 Oser Avenue
Hauppauge, NY 11788
FAX: (516) 273-5506

NORTH CAROLINA

JACO (919) 876-7767
3029-107 Stonybrook Drive
Raleigh, NC 27604
FAX: (919) 876-6964

GREENE-SHAW (919) 954-7138
6200 Falls of the Neuse Road
Suite 200
Raleigh, NC 27609
FAX: (919) 954-7139

OHIO

CAM/RPC (216) 461-4700
749 Miner Road
Cleveland, OH 44143
FAX: (216) 461-4329

CAM/RPC (614) 888-7777
733 H. Lakeview Plaza Rd.
Worthington, OH 43085
FAX: (614) 888-9779

CAM/RPC (513) 898-1111
7956 Strawberry Hill Lane
Maineville, OH 45039
FAX: (513) 433-6792

OREGON

I.E.C. (503) 641-1690
6850 S.W. 105th Ave.
Suite B
Beaverton, Oregon 97005
FAX: (503) 646-3737

PENNSYLVANIA

CAM/RPC (412) 782-3770
620 Alpha Drive
Pittsburgh, PA 15238
FAX: (412) 963-6210

TEXAS

ALL AMERICAN (214) 231-5300
1819 Firman Drive
Suite 127
Richardson, TX 75081
FAX: (214) 437-0353

JACO (214) 733-4300
4251 Kellway Circle
Addison, TX 75244
FAX: (214) 250-0216

JACO (713) 240-2255
10707 Corporate Drive
Stafford, TX 77477
FAX: (713) 240-6988

JACO (512) 835-0220
2120-M Braker Lane
Austin, TX 78758
FAX: (512) 339-9252

UTAH

ADDED VALUE (801) 975-9500
1836 Parkway Blvd.
West Valley City, UT 84119
FAX: (801) 977-0245

I.E.C. (801) 977-9750
2117 South 3600 West
W. Valley City, UT 84119
FAX: (802) 975-1207

WASHINGTON

I.E.C. (206) 455-2727
1750 124th Avenue, N.E.
Bellevue, WA 98005
FAX: (206) 453-2963

SAMSUNG

Electronics

Semiconductor Business

HEAD OFFICE :

8/10FL., SAMSUNG MAIN BLDG.
250, 2-KA, TAEPYUNG-RO,
CHUNG-KU, SEOUL, KOREA
C.P.O. BOX 8780
TELEX : KORSST K27970
TEL : (SEOUL) 727-7114
FAX : 753-0967

BUCHEON PLANT :

82-3, DODANG-DONG,
BUCHEON, KYUNGKI-DO, KOREA
C.P.O. BOX 5779 SEOUL 100
TELEX : KORSEM K28390
TEL : (SEOUL) 740-6114
FAX : 741-4273

KIHEUNG PLANT :

SAN #24 NONGSUH-RI, KIHEUNG-MYUN,
YONGIN-GUN, KYUNGKI-DO, KOREA
C.P.O. BOX 37 SUWON
TELEX : KORSST K23813
TEL : (SEOUL) 760-7114
FAX : 741-0628

GUMI BRANCH :

259, GONDAN-DONG, GUMI,
KYUNGSANGBUK-DO, KOREA
TELEX : SSTGUMI K54371
TEL : (0546) 463-2570
FAX : (0546) 461-9258

SAMSUNG SEMICONDUCTOR INC. :

3725 NORTH FIRST STREET
SAN JOSE, CA 95134-1708, USA
TEL : (408) 954-7000
FAX : (408) 954-7873

SAMSUNG SEMICONDUCTOR EUROPE GMBH :

UNISYS PARK 1, POSTFACH 1061,
6231 SULZ-BACH/TS
GERMANY
TEL : 49-6196-58206
FAX : 49-6196-582620

SAMSUNG ELECTRONICS JAPAN CO., LTD. :

8F, SUDACHO VERDE BLDG.
2-3 KANDA-SUDACHO, CHIYODA-KU
TOKYO, 101 JAPAN
TELEX : 2225206 SECJPN J
TEL : (03) 3258-9501
FAX : (03) 3258-9695

SAMSUNG ELECTRONICS HONGKONG CO., LTD. :

24FL., ADMIRALTY CENTER,
TOWER 1, 18 HARCOURT ROAD,
QUEENSWAY, HONG KONG
TELEX : 80303 SSTS HX
TEL : 862-6900
FAX : 866-1343

SAMSUNG ELECTRONICS CO., LTD., TAIWAN BRANCH :

RM 2401, 24F., INT'L TRADE BLDG., 333,
KEE LUNG RD., SEC. 1,
TAIPEI, TAIWAN
TEL : (2) 757-7292
FAX : (2) 757-7311

SAMSUNG ELECTRONICS SINGAPORE PTE LTD. :

4, SHENTON WAY, #18-01/10
SHINGWAN HOUSE, SINGAPORE 0106
TEL : 535-2808
FAX : 227-2792

SAMSUNG ELECTRONICS SHANGHAI OFFICE :

SUITE 561,
THE AMERICAN INTERNATIONAL CENTRE,
AT SHANGHAI CENTRE,
1376 NANJING XI LU SHANGHAI,
CHINA, POSTCODE 200040
TEL : 021-2798415
FAX : 021-2798416

PRINTED IN KOREA
NOVEMBER 1992